JP2006331399A5 - - Google Patents

Download PDF

Info

Publication number
JP2006331399A5
JP2006331399A5 JP2006103563A JP2006103563A JP2006331399A5 JP 2006331399 A5 JP2006331399 A5 JP 2006331399A5 JP 2006103563 A JP2006103563 A JP 2006103563A JP 2006103563 A JP2006103563 A JP 2006103563A JP 2006331399 A5 JP2006331399 A5 JP 2006331399A5
Authority
JP
Japan
Prior art keywords
execution
program instruction
hazard
data
operand value
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2006103563A
Other languages
English (en)
Japanese (ja)
Other versions
JP5031256B2 (ja
JP2006331399A (ja
Filing date
Publication date
Priority claimed from US11/137,792 external-priority patent/US7774582B2/en
Application filed filed Critical
Publication of JP2006331399A publication Critical patent/JP2006331399A/ja
Publication of JP2006331399A5 publication Critical patent/JP2006331399A5/ja
Application granted granted Critical
Publication of JP5031256B2 publication Critical patent/JP5031256B2/ja
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

JP2006103563A 2005-05-26 2006-04-04 スーパースカラ処理装置内の指示送出制御 Expired - Lifetime JP5031256B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US11/137,792 2005-05-26
US11/137,792 US7774582B2 (en) 2005-05-26 2005-05-26 Result bypassing to override a data hazard within a superscalar processor

Publications (3)

Publication Number Publication Date
JP2006331399A JP2006331399A (ja) 2006-12-07
JP2006331399A5 true JP2006331399A5 (https=) 2011-04-14
JP5031256B2 JP5031256B2 (ja) 2012-09-19

Family

ID=36384248

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2006103563A Expired - Lifetime JP5031256B2 (ja) 2005-05-26 2006-04-04 スーパースカラ処理装置内の指示送出制御

Country Status (4)

Country Link
US (1) US7774582B2 (https=)
JP (1) JP5031256B2 (https=)
CN (1) CN100538627C (https=)
GB (1) GB2426605B (https=)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20090055636A1 (en) * 2007-08-22 2009-02-26 Heisig Stephen J Method for generating and applying a model to predict hardware performance hazards in a machine instruction sequence
US8990543B2 (en) * 2008-03-11 2015-03-24 Qualcomm Incorporated System and method for generating and using predicates within a single instruction packet
US7921279B2 (en) * 2008-03-19 2011-04-05 International Business Machines Corporation Operand and result forwarding between differently sized operands in a superscalar processor
JP2011177203A (ja) 2010-02-26 2011-09-15 Nintendo Co Ltd オブジェクト制御プログラムおよびオブジェクト制御装置
US9858077B2 (en) 2012-06-05 2018-01-02 Qualcomm Incorporated Issuing instructions to execution pipelines based on register-associated preferences, and related instruction processing circuits, processor systems, methods, and computer-readable media
JP2014164659A (ja) * 2013-02-27 2014-09-08 Renesas Electronics Corp プロセッサ
US10417152B2 (en) * 2016-06-03 2019-09-17 International Business Machines Corporation Operation of a multi-slice processor implementing datapath steering
CN111736900B (zh) * 2020-08-17 2020-11-27 广东省新一代通信与网络创新研究院 一种并行双通道的cache设计方法和装置
CN114691206A (zh) * 2020-12-29 2022-07-01 上海兆芯集成电路有限公司 执行新增指令的方法及系统
US12379932B2 (en) * 2023-12-22 2025-08-05 Arm Limited Execution of instructions requiring access to an array register

Family Cites Families (25)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH01296345A (ja) * 1988-05-24 1989-11-29 Hitachi Ltd 情報処理装置
US5471593A (en) * 1989-12-11 1995-11-28 Branigin; Michael H. Computer processor with an efficient means of executing many instructions simultaneously
US5488729A (en) * 1991-05-15 1996-01-30 Ross Technology, Inc. Central processing unit architecture with symmetric instruction scheduling to achieve multiple instruction launch and execution
KR100309566B1 (ko) * 1992-04-29 2001-12-15 리패치 파이프라인프로세서에서다중명령어를무리짓고,그룹화된명령어를동시에발행하고,그룹화된명령어를실행시키는방법및장치
US6073231A (en) * 1993-10-18 2000-06-06 Via-Cyrix, Inc. Pipelined processor with microcontrol of register translation hardware
US6101597A (en) 1993-12-30 2000-08-08 Intel Corporation Method and apparatus for maximum throughput scheduling of dependent operations in a pipelined processor
JP3745450B2 (ja) * 1996-05-13 2006-02-15 株式会社ルネサステクノロジ 並列処理プロセッサ
JP3578883B2 (ja) * 1997-01-31 2004-10-20 三菱電機株式会社 データ処理装置
US5958041A (en) * 1997-06-26 1999-09-28 Sun Microsystems, Inc. Latency prediction in a pipelined microarchitecture
JP4006887B2 (ja) 1999-06-03 2007-11-14 松下電器産業株式会社 コンパイラ、プロセッサおよび記録媒体
US6408381B1 (en) * 1999-10-01 2002-06-18 Hitachi, Ltd. Mechanism for fast access to control space in a pipeline processor
US6587940B1 (en) * 2000-01-18 2003-07-01 Hewlett-Packard Development Company Local stall/hazard detect in superscalar, pipelined microprocessor to avoid re-read of register file
ATE529802T1 (de) * 2000-02-09 2011-11-15 Texas Instruments Inc Datenverarbeitungsvorrichtung
EP1199629A1 (en) * 2000-10-17 2002-04-24 STMicroelectronics S.r.l. Processor architecture with variable-stage pipeline
JP2002333978A (ja) * 2001-05-08 2002-11-22 Nec Corp Ｖｌｉｗ型プロセッサ
US7051191B2 (en) * 2001-12-26 2006-05-23 Intel Corporation Resource management using multiply pendent registers
US6944751B2 (en) * 2002-02-11 2005-09-13 Hewlett-Packard Development Company, L.P. Register renaming to reduce bypass and increase apparent physical register size
US7200738B2 (en) * 2002-04-18 2007-04-03 Micron Technology, Inc. Reducing data hazards in pipelined processors to provide high processor utilization
JP3769249B2 (ja) * 2002-06-27 2006-04-19 富士通株式会社 命令処理装置および命令処理方法
US6922760B2 (en) * 2002-12-05 2005-07-26 Lsi Logic Corporation Distributed result system for high-performance wide-issue superscalar processor
WO2004084065A2 (en) * 2003-03-19 2004-09-30 Koninklijke Philips Electronics N.V. Pipelined instruction processor with data bypassing
US7290121B2 (en) * 2003-06-12 2007-10-30 Advanced Micro Devices, Inc. Method and data processor with reduced stalling due to operand dependencies
US20060095732A1 (en) * 2004-08-30 2006-05-04 Tran Thang M Processes, circuits, devices, and systems for scoreboard and other processor improvements
US7409520B2 (en) * 2005-01-25 2008-08-05 International Business Machines Corporation Systems and methods for time division multiplex multithreading
US7454598B2 (en) * 2005-05-16 2008-11-18 Infineon Technologies Ag Controlling out of order execution pipelines issue tagging

Similar Documents

Publication Publication Date Title
US9395996B2 (en) Pipelining out-of-order instructions
GB2456775B (en) Apparatus and method for performing permutation operations on data
WO2007095397A3 (en) Programmable processing unit
EP1050808A1 (en) Computer instruction scheduling
JP2006331399A5 (https=)
JP2012512490A5 (https=)
JP2018522291A5 (https=)
JP2009059354A5 (https=)
JP2018005488A (ja) 演算処理装置及び演算処理装置の制御方法
WO2004046915A3 (en) Pipelined processor method and circuit
JP5031256B2 (ja) スーパースカラ処理装置内の指示送出制御
CN102567556A (zh) 一种面向调试的处理器验证方法及验证设备
CN104516726A (zh) 一种指令处理的方法及装置
KR102295677B1 (ko) 연속적인 데이터 병렬처리가 가능한 병렬 처리장치
CN104011675B (zh) 用于数字信号处理器的向量执行单元
US9213547B2 (en) Processor and method for processing instructions using at least one processing pipeline
CN115668142A (zh) 一种处理器、处理方法及相关设备
CN112579168B (zh) 指令执行单元、处理器以及信号处理方法
JP5732139B2 (ja) データ要素の条件付き選択
JP4771079B2 (ja) Ｖｌｉｗ型プロセッサ
US9250898B2 (en) VLIW processor, instruction structure, and instruction execution method
US8966230B2 (en) Dynamic selection of execution stage
WO2005103889A3 (en) Methods and apparatus for multi-processor pipeline parallelism
US20100185834A1 (en) Data Storing Method and Processor Using the Same
CN100378654C (zh) 使用乘加加指令实现长数据乘法的装置及方法