JP2006325354A - Three-phase rectifier apparatus - Google Patents

Three-phase rectifier apparatus Download PDF

Info

Publication number
JP2006325354A
JP2006325354A JP2005147576A JP2005147576A JP2006325354A JP 2006325354 A JP2006325354 A JP 2006325354A JP 2005147576 A JP2005147576 A JP 2005147576A JP 2005147576 A JP2005147576 A JP 2005147576A JP 2006325354 A JP2006325354 A JP 2006325354A
Authority
JP
Japan
Prior art keywords
phase
phase rectifier
phases
input
input current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2005147576A
Other languages
Japanese (ja)
Other versions
JP4393420B2 (en
Inventor
Junpei Hayakawa
純平 早川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Shindengen Electric Manufacturing Co Ltd
Original Assignee
Shindengen Electric Manufacturing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Shindengen Electric Manufacturing Co Ltd filed Critical Shindengen Electric Manufacturing Co Ltd
Priority to JP2005147576A priority Critical patent/JP4393420B2/en
Publication of JP2006325354A publication Critical patent/JP2006325354A/en
Application granted granted Critical
Publication of JP4393420B2 publication Critical patent/JP4393420B2/en
Expired - Fee Related legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Images

Classifications

    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02—TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02E—REDUCTION OF GREENHOUSE GAS [GHG] EMISSIONS, RELATED TO ENERGY GENERATION, TRANSMISSION OR DISTRIBUTION
    • Y02E40/00—Technologies for an efficient electrical power generation, transmission or distribution
    • Y02E40/50—Arrangements for eliminating or reducing asymmetry in polyphase networks

Landscapes

  • Rectifiers (AREA)
  • Supply And Distribution Of Alternating Current (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a three-phase rectifier apparatus wherein a difference in input current between phases can be reduced even when a large current is passed. <P>SOLUTION: The three-phase rectifier apparatus is constructed of multiple single-phase rectifier units U1, U2, V, W. Three phases u, v, w are delta-connected, and the single-phase rectifier units U1, V, W are connected to the respective phases u, v, w. The second and following single-phase rectifier units U2 in each phase are connected in parallel with the first single-phase rectifier unit U1 in each phase. In unbalanced state of the three-phase rectifier apparatus, in which the total number of the single-phase rectifier units U1, U2, V, W cannot be divided by 3, the phases of the currents of the single-phase rectifier units V, W in phases v and w of the identical total numbers are shifted so that the input currents in the three phases u, v, w are brought into balanced state. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は、非対称性を有する三相交流方式における三相整流装置に関する。   The present invention relates to a three-phase rectifier in a three-phase AC system having asymmetry.

三相交流方式における三相整流装置は、図１０に示すように、入力をデルタ結線で構成したものや、図１１に示すように、スター結線で構成したものがある。それぞれ三つの相ｒ，ｓ，ｔ，ｕ，ｖ，ｗに単相整流器ユニットＲ，Ｓ，Ｔ，Ｕ，Ｖ，Ｗを接続していた。   As shown in FIG. 10, three-phase rectifiers in the three-phase alternating current system include those in which the input is configured by delta connection and those in which the input is configured by star connection as shown in FIG. Single phase rectifier units R, S, T, U, V, and W were connected to three phases r, s, t, u, v, and w, respectively.

さらに各単相整流器ユニットＲ，Ｓ，Ｔ，Ｕ，Ｖ，Ｗの出力を並列に接続して高出力を出力し、各単相整流器ユニットＲ，Ｓ，Ｔ，Ｕ，Ｖ，Ｗの負荷を均等負荷となるようにして、入力電流を平衡状態としていた。（例えば、非特許文献１参照）。
高木亀一著「基礎電気電子回路」オーム社、平成１３年３月２０日出版、ｐ９７−１００ Furthermore, the output of each single-phase rectifier unit R, S, T, U, V, W is connected in parallel to output a high output, and the load of each single-phase rectifier unit R, S, T, U, V, W is The input current was balanced so that the load was equal. (For example, refer nonpatent literature 1).
Kaichi Takagi, “Basic Electrical and Electronic Circuits” Ohmsha, published on March 20, 2001, p97-100

また、四つ以上の単相整流器ユニットを設けた場合、図１２に示すように、入力をデルタ結線で構成し、それぞれ三つの相ｕ，ｖ，ｗに単相整流器ユニットＵ，Ｖ，Ｗを接続し、四つ目以降の単相整流器ユニットＵ２，Ｖ２を、三つの相ｕ，ｖ，ｗのいずれかに、且つ単相整流器ユニットＵ１，Ｖ１，Ｗのいずれかと並列に接続することが考えられた。   Further, when four or more single-phase rectifier units are provided, as shown in FIG. 12, the input is configured by delta connection, and single-phase rectifier units U, V, and W are provided for three phases u, v, and w, respectively. It is considered that the fourth and subsequent single-phase rectifier units U2 and V2 are connected in parallel to any one of the three phases u, v, and w and to any one of the single-phase rectifier units U1, V1, and W. It was.

図１０に示すように、各相ｕ，ｖ，ｗに同数の単相整流器ユニットＵ，Ｖ，Ｗを設けてある場合は、平衡状態にあるため、各相における入力電流Ｉｒ，Ｉｓ，Ｉｔの差がほとんど無い状態にあるが、図１２で示すように、不均衡な単相整流器ユニットＵ２，Ｖ２を有する場合、図１３で示すように、入力電流Ｉｒ，Ｉｓ，Ｉｔの差は単相整流器ユニットＵ，Ｖ，Ｗの台数によって大きく異なる。そのため、各相ｕ，ｖ，ｗに同数の単相整流器ユニットＵ，Ｖ，Ｗを設けるか、単相整流器ユニットＵ，Ｖ，Ｗの総台数を１０台以上設けて高出力にしなければ、入力電流の差を小さくすることができないという課題があった。   As shown in FIG. 10, when the same number of single-phase rectifier units U, V, and W are provided for each phase u, v, and w, they are in an equilibrium state, so that the input currents Ir, Is, and It in each phase When there is an unbalanced single-phase rectifier unit U2, V2 as shown in FIG. 12, the difference between the input currents Ir, Is, It is as shown in FIG. It varies greatly depending on the number of units U, V, and W. Therefore, if the same number of single-phase rectifier units U, V, W are provided for each phase u, v, w, or if the total number of single-phase rectifier units U, V, W is not less than 10 and high output is required There was a problem that the difference in current could not be reduced.

本発明は、上記問題に鑑みてなされたものであり、大電流を流しても、各相間の入力電流の差を小さくすることが可能な三相整流装置を提供する。   The present invention has been made in view of the above problems, and provides a three-phase rectifier capable of reducing a difference in input current between phases even when a large current is passed.

本発明に係る三相整流装置は、複数台の単相整流器ユニットで構成されている三相整流装置において、三つの相の各相をデルタ結線で接続し、それぞれの相に単相整流器ユニットを接続し、各相二台目以降の単相整流器ユニットを各相一台目の単相整流器ユニットと並列に接続してあり、前記単相整流器ユニットの総台数が３で割りきれない不均衡状態にあって、台数が同じである相の単相整流器ユニットの電流の位相を動かして、前記三つの相の入力電流を平衡状態にするように構成してあることを特徴とする。   The three-phase rectifier according to the present invention is a three-phase rectifier constituted by a plurality of single-phase rectifier units, wherein the three phases are connected by delta connection, and a single-phase rectifier unit is connected to each phase. Connected and connected the second and subsequent single-phase rectifier units in parallel with the first single-phase rectifier unit in each phase, and the total number of single-phase rectifier units cannot be divided by 3 The phase of the single-phase rectifier units having the same number is moved to change the input current of the three phases to be in a balanced state.

前記単相整流器ユニットは、交流入力電源を有し、この交流入力電源に力率改善回路を接続し、この力率改善回路の出力をＤＣ／ＤＣコンバータの入力に接続してあり、前記ＤＣ／ＤＣコンバータの出力信号を入力し、前記力率改善回路に位相を動かした電流信号を出力する制御回路を設けて、この制御回路は、電流の位相を動かして、三つの相の入力電流が平衡状態になる制御を行うように構成してあることを特徴とする。   The single-phase rectifier unit has an AC input power supply, a power factor correction circuit is connected to the AC input power supply, and an output of the power factor improvement circuit is connected to an input of a DC / DC converter. A control circuit for inputting the output signal of the DC converter and outputting a current signal whose phase is moved to the power factor correction circuit is provided. This control circuit moves the phase of the current so that the input current of the three phases is balanced. It is configured to perform control to be in a state.

本発明によれば、単相整流器ユニットの位相を動かして、三つの相が平衡状態になるようにしたことで、各相における入力電流の差が小さくなるという効果がある。   According to the present invention, the phase of the single-phase rectifier unit is moved so that the three phases are in an equilibrium state, so that there is an effect that the difference in input current in each phase is reduced.

発明を実施するための最良の形態を図１の回路に基づいて説明する。本実施形態に係る三相整流装置は、五台の単相整流器ユニットＵ１，Ｕ２，Ｖ，Ｗで構成されている。即ち、不均衡な単相整流器ユニットＵ２を一台有する。   The best mode for carrying out the invention will be described with reference to the circuit of FIG. The three-phase rectifier according to the present embodiment includes five single-phase rectifier units U1, U2, V, and W. That is, it has one unbalanced single-phase rectifier unit U2.

この三相整流装置は三つの相ｒ，s，ｔを有し、この三つの相ｒ，s，ｔの各相をデルタ結線で接続し、新たに三つの相ｕ，ｖ，ｗを構成してある。デルタ結線で接続したそれぞれの相ｕ，ｖ，ｗに単相整流器ユニットＵ１，Ｖ１，Ｗを平衡になるように接続してある。また、残り一台の単相整流器ユニットＵ２をｕ相に設け、ｕ相に設けた単相整流器ユニットＵ２を、ｕ相に接続した単相整流器ユニットＵ１と並列に接続してある。   This three-phase rectifier has three phases r, s, and t, and each of the three phases r, s, and t is connected by delta connection to newly form three phases u, v, and w. It is. Single-phase rectifier units U1, V1, and W are connected to each phase u, v, and w connected by delta connection so as to be balanced. The remaining single-phase rectifier unit U2 is provided in the u-phase, and the single-phase rectifier unit U2 provided in the u-phase is connected in parallel with the single-phase rectifier unit U1 connected to the u-phase.

本発明は、台数が同じである相、即ち本実施形態においては、ｖ相及びｗ相の単相整流器ユニットＶ，Ｗの電流の位相を動かして、三つの相ｕ，ｖ，ｗの入力電流を平衡状態にするように構成し、各単相整流器ユニットＵ１，Ｕ２，Ｖ，Ｗは三相整流装置入力電流制御部１０に接続し、この三相整流装置入力電流制御部１０は三相入力電圧Ｖｕ，Ｖｖ，Ｖｗ及び三相入力電流ＩＲ，ＩＳ，ＩＴを入力し、ユニット入力電流位相差信号を出力するように構成してある。さらに、具体的構成の一例を図２に示す。   The present invention shifts the phases of the currents of the same number of phases, i.e., in this embodiment, the v-phase and w-phase single-phase rectifier units V and W, and the input currents of the three phases u, v, and w. The single-phase rectifier units U1, U2, V, and W are connected to a three-phase rectifier input current control unit 10, and the three-phase rectifier input current control unit 10 is connected to a three-phase input. Voltages Vu, Vv, Vw and three-phase input currents IR, IS, IT are input, and a unit input current phase difference signal is output. An example of a specific configuration is shown in FIG.

単相整流器ユニット１は、力率改善回路２、及び、ＤＣ／ＤＣコンバータ３を備えてある。交流入力電源を力率改善回路２に接続し、力率改善回路２の出力をＤＣ／ＤＣコンバータ３の入力に接続してある。また、単相整流器ユニット１には、力率改善回路制御部４を備え、力率改善回路２の出力信号と入力信号、並びに三相整流装置入力電流制御部１０より入力電流位相差制御信号を入力し、力率改善回路２に備えたスイッチ５に、ｕ相の単相整流器ユニットＵ１，Ｕ２の電流の位相を動かして、三つの相ｕ，ｖ，ｗの入力電流を平衡状態にする制御信号を出力するよう構成してある。   The single-phase rectifier unit 1 includes a power factor correction circuit 2 and a DC / DC converter 3. An AC input power source is connected to the power factor correction circuit 2, and the output of the power factor improvement circuit 2 is connected to the input of the DC / DC converter 3. In addition, the single-phase rectifier unit 1 includes a power factor correction circuit control unit 4, and outputs an output signal and an input signal of the power factor improvement circuit 2, and an input current phase difference control signal from the three-phase rectifier input current control unit 10. Control to shift the phase of the current of the u-phase single-phase rectifier units U1 and U2 to the switch 5 provided in the power factor correction circuit 2 so that the input currents of the three phases u, v, and w are balanced. It is configured to output a signal.

続いて、動作について説明する。この詳細の動作についてのフローチャートを図３に、本実施例に係る入力電流の位相を動かす前のベクトル図を図４に、本実施例に係る入力電流の位相を動かした後のベクトル図を図５に、本実施例に係る総単相整流器ユニットと入力電流との関係を表す表を図６にそれぞれ示す。先ず、従来例に係る入力電流は位相を動かしていないため、入力電流は図４に示してあるベクトルを有する。   Subsequently, the operation will be described. FIG. 3 shows a flowchart of the detailed operation, FIG. 4 shows a vector diagram before moving the phase of the input current according to the present embodiment, and FIG. 4 shows a vector diagram after moving the phase of the input current according to the present embodiment. FIG. 6 shows a table representing the relationship between the total single-phase rectifier unit and the input current according to the present embodiment. First, since the input current according to the conventional example does not move the phase, the input current has a vector shown in FIG.

本実施例においては、以下のように入力電流の位相を動かす。先ず、各単相整流器ユニットＵ１，Ｕ２，Ｖ，Ｗに設けた力率改善回路２の出力電圧を検出し、この検出信号を力率改善回路制御部４に出力する。これを基準電圧信号と比較し、比較して現れた力率改善回路出力電圧誤差信号を出力する。   In this embodiment, the phase of the input current is moved as follows. First, the output voltage of the power factor correction circuit 2 provided in each single-phase rectifier unit U1, U2, V, W is detected, and this detection signal is output to the power factor correction circuit control unit 4. This is compared with the reference voltage signal, and a power factor correction circuit output voltage error signal appearing in comparison is output.

一方、三相整流装置入力電流制御部１０では、三つの相ｕ，ｖ，ｗの入力電圧Ｖｕ，Ｖｖ，Ｖｗ及び三つの相ｒ，ｓ，ｔの入力電流ＩＲ，ＩＳ，ＩＴを入力し、これらを基に入力電流位相差制御信号を作成処理する。入力電流位相差制御信号は各単相整流器ユニットＵ１，Ｕ２，Ｖ，Ｗに出力する。   On the other hand, the three-phase rectifier input current control unit 10 inputs the input voltages Vu, Vv, Vw of the three phases u, v, w and the input currents IR, IS, IT of the three phases r, s, t, Based on these, an input current phase difference control signal is generated and processed. The input current phase difference control signal is output to each single-phase rectifier unit U1, U2, V, W.

各単相整流器ユニットＵ１，Ｕ２，Ｖ，Ｗの力率改善回路制御部４において作成された力率改善回路出力電圧誤差信号に三相整流装置入力電流制御部１０で作成した入力電流位相差制御信号とを合成してスイッチング信号を作成し、力率改善回路２に備えたスイッチ５に制御信号を出力する。この制御信号により、三つの相ｕ，ｖ，ｗの単相整流器ユニットＵ１，Ｕ２，Ｖ，Ｗの電流の位相を、図５に示すベクトル図のように動かして、三つの相ｕ，ｖ，ｗの入力電流を平衡状態にすることができる。   The input current phase difference control created by the three-phase rectifier input current control unit 10 to the power factor improvement circuit output voltage error signal created by the power factor improvement circuit control unit 4 of each single-phase rectifier unit U1, U2, V, W. A switching signal is created by combining the signal and a control signal is output to the switch 5 provided in the power factor correction circuit 2. By this control signal, the phases of the currents of the single-phase rectifier units U1, U2, V, and W of the three phases u, v, and w are moved as shown in the vector diagram of FIG. The input current of w can be balanced.

以上の作用により、例えば、図６に示すように、ｕ相に単相整流器ユニットＵ１，Ｕ２を２台、ｖ相及びｗ相に単相整流器ユニットＶ，Ｗをそれぞれ１台設けた場合は、ｖ相に設けた単相整流器ユニットＶの電流の位相差、及びｗ相に設けた単相整流器ユニットＷの電流の位相差を、それぞれ６０．０deg設けることにより、三つの相ｕ，ｖ，ｗの入力電流Ｉｕ，Ｉｖ，Ｉｗのそれぞれの差が０となり、平行状態となる。これにより各相における入力電流の差が小さくなる。   With the above operation, for example, as shown in FIG. 6, when two single-phase rectifier units U1 and U2 are provided for the u phase and one single-phase rectifier unit V and W are provided for the v and w phases, By providing the phase difference of the current of the single-phase rectifier unit V provided in the v-phase and the current phase difference of the single-phase rectifier unit W provided in the w-phase by 60.0 deg, respectively, the three phases u, v, w The respective differences of the input currents Iu, Iv, and Iw are 0, resulting in a parallel state. This reduces the difference in input current in each phase.

本発明に係る実施形態の変形例の回路図を図７に示し、この変形例を図７の回路に基づいて説明する。本実施例に係る三相整流装置は、五台の単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２，Ｗで構成されている。即ち、不均衡な単相整流器ユニットＵ２，Ｖ２を二台有する。   A circuit diagram of a modification of the embodiment according to the present invention is shown in FIG. 7, and this modification will be described based on the circuit of FIG. The three-phase rectifier according to the present embodiment is composed of five single-phase rectifier units U1, U2, V1, V2, and W. That is, two unbalanced single-phase rectifier units U2 and V2 are provided.

この三相整流装置は三つの相ｒ，s，ｔを有し、この三つの相ｒ，s，ｔの各相をデルタ結線で接続し、新たに三つの相ｕ，ｖ，ｗを構成してある。デルタ結線で接続したそれぞれの相ｕ，ｖ，ｗに単相整流器ユニットＵ１，Ｖ１，Ｗを平衡になるように接続してある。また、残り二台の単相整流器ユニットＵ２，Ｖ２をそれぞれｕ相とｖ相に設け、ｕ相に設けた単相整流器ユニットＵ２を、ｕ相に接続した単相整流器ユニットＵ１と並列に接続し、ｖ相に設けた単相整流器ユニットＶ２を、ｖ相に接続した単相整流器ユニットＶ１と並列に接続してある。   This three-phase rectifier has three phases r, s, and t, and each of the three phases r, s, and t is connected by delta connection to newly form three phases u, v, and w. It is. Single-phase rectifier units U1, V1, and W are connected to each phase u, v, and w connected by delta connection so as to be balanced. The remaining two single-phase rectifier units U2 and V2 are provided in the u-phase and the v-phase, respectively, and the single-phase rectifier unit U2 provided in the u-phase is connected in parallel with the single-phase rectifier unit U1 connected to the u-phase. The single-phase rectifier unit V2 provided in the v-phase is connected in parallel with the single-phase rectifier unit V1 connected in the v-phase.

本発明は、台数が同じである相、即ち本実施形態においては、ｕ相とｖ相の単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２の電流の位相を動かして、三つの相ｕ，ｖ，ｗの入力電流を平衡状態にするように構成し、各単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２，Ｗは三相整流装置入力電流制御部１０に接続し、この三相整流装置入力電流制御部１０は三相入力電圧Ｖｕ，Ｖｖ，Ｖｗ及び三相入力電流ＩＲ，ＩＳ，ＩＴを入力し、各単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２，Ｗにユニット入力電流位相差信号を出力するように構成してある。これについては前記実施形態と同様であるため、説明を省略する。   In the present embodiment, the phases of the single phase rectifier units U1, U2, V1, V2 of the u phase and the v phase are moved to change the phases of the three phases u, v, The input current of w is configured to be in a balanced state, and each single-phase rectifier unit U1, U2, V1, V2, W is connected to the three-phase rectifier input current control unit 10, and this three-phase rectifier input current control The unit 10 inputs three-phase input voltages Vu, Vv, Vw and three-phase input currents IR, IS, IT, and outputs unit input current phase difference signals to the single-phase rectifier units U1, U2, V1, V2, W. It is constituted as follows. Since this is the same as that of the above embodiment, the description thereof is omitted.

続いて、動作について説明する。この詳細の動作についてのフローチャートを図３に、本実施例に係る入力電流の位相を動かす前のベクトル図を図８に、本実施例に係る入力電流の位相を動かした後のベクトル図を図９に、本実施例に係る総単相整流器ユニットと入力電流との関係を表す表を図６にそれぞれ示す。先ず、従来例に係る入力電流は位相を動かしていないため、入力電流は図８に示してあるベクトルを有する。   Subsequently, the operation will be described. FIG. 3 shows a flowchart of the detailed operation, FIG. 8 shows a vector diagram before moving the phase of the input current according to this embodiment, and FIG. 8 shows a vector diagram after moving the phase of the input current according to this embodiment. 9 is a table showing the relationship between the total single-phase rectifier unit and the input current according to this embodiment. First, since the input current according to the conventional example does not move the phase, the input current has a vector shown in FIG.

本実施例においては、以下のように入力電流の位相を動かす。先ず、各単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２，Ｗに設けた力率改善回路２の出力電圧を検出し、この検出信号を力率改善回路制御部４に出力する。これを基準電圧信号と比較し、比較して現れた力率改善回路出力電圧誤差信号を出力する。   In this embodiment, the phase of the input current is moved as follows. First, the output voltage of the power factor correction circuit 2 provided in each single-phase rectifier unit U1, U2, V1, V2, W is detected, and this detection signal is output to the power factor correction circuit control unit 4. This is compared with the reference voltage signal, and a power factor correction circuit output voltage error signal appearing in comparison is output.

一方、三相整流装置入力電流制御部１０では、三つの相ｕ，ｖ，ｗの入力電圧Ｖｕ，Ｖｖ，Ｖｗ及び三つの相ｒ，ｓ，ｔの入力電流ＩＲ，ＩＳ，ＩＴを入力し、これらを基に入力電流位相差制御信号を作成処理する。入力電流位相差制御信号は各単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２，Ｗに出力する。   On the other hand, the three-phase rectifier input current control unit 10 inputs the input voltages Vu, Vv, Vw of the three phases u, v, w and the input currents IR, IS, IT of the three phases r, s, t, Based on these, an input current phase difference control signal is generated and processed. The input current phase difference control signal is output to each single-phase rectifier unit U1, U2, V1, V2, W.

各単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２，Ｗの力率改善回路制御部４において作成された力率改善回路出力電圧誤差信号に三相整流装置入力電流制御部１０で作成した入力電流位相差制御信号とを合成してスイッチング信号を作成し、力率改善回路２に備えたスイッチ５に制御信号を出力する。この制御信号により、三つの相ｕ，ｖ，ｗの単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２，Ｗの電流の位相を、図９に示すベクトル図のように動かして、三つの相ｕ，ｖ，ｗの入力電流を平衡状態にすることができる。   The input current level generated by the three-phase rectifier input current control unit 10 to the power factor correction circuit output voltage error signal generated in the power factor correction circuit control unit 4 of each single-phase rectifier unit U1, U2, V1, V2, W. A switching signal is created by combining the phase difference control signal and the control signal is output to the switch 5 provided in the power factor correction circuit 2. With this control signal, the phases of the currents of the single-phase rectifier units U1, U2, V1, V2, and W of the three phases u, v, and w are moved as shown in the vector diagram of FIG. The input currents of v and w can be balanced.

以上の作用により、例えば、図７に示すように、ｕ相及びｖ相に単相整流器ユニットＵ１，Ｕ２，Ｖ１，Ｖ２をそれぞれ２台、ｗ相に単相整流器ユニットＷを１台設けた場合は、ｕ相に設けた単相整流器ユニットＵ１，Ｕ２の電流の位相差、及びｖ相に設けた単相整流器ユニットＶ１，Ｖ２の電流の位相差を、それぞれ１４．５deg設けることにより、三つの相ｕ，ｖ，ｗの入力電流Ｉｕ，Ｉｖ，Ｉｗのそれぞれの差が０となり、平行状態となる。これにより各相における入力電流の差が小さくなる。   With the above operation, for example, as shown in FIG. 7, when two single-phase rectifier units U1, U2, V1, and V2 are provided for the u-phase and the v-phase, respectively, and one single-phase rectifier unit W is provided for the w-phase. Provides a phase difference between the currents of the single-phase rectifier units U1 and U2 provided in the u phase and a current phase difference between the currents of the single-phase rectifier units V1 and V2 provided in the v phase as 34.5 deg. Differences between the input currents Iu, Iv, and Iw of the phases u, v, and w are 0, and the phases are parallel. This reduces the difference in input current in each phase.

なお、本発明は前記実施例に限定されるものではなく、特許請求の範囲に記載されている内容が本発明の技術的範囲に属する。   In addition, this invention is not limited to the said Example, The content as described in the claim belongs to the technical scope of this invention.

本発明によれば、単相整流器ユニットの位相を動かして、三つの相が平衡状態になるようにしたことで、各相における入力電流の差が小さくなる。   According to the present invention, the phase of the single-phase rectifier unit is moved so that the three phases are in an equilibrium state, thereby reducing the difference in input current in each phase.

本発明を実施するための最良の形態における回路図を示す。The circuit diagram in the best form for implementing this invention is shown. 本発明に係る要部の回路図を示す。The circuit diagram of the principal part concerning this invention is shown. 本発明に係る制御部におけるフローチャートを示す。The flowchart in the control part which concerns on this invention is shown. 本発明を実施するための最良の形態における位相を動かす前のベクトル図を示す。The vector figure before moving the phase in the best form for implementing this invention is shown. 本発明を実施するための最良の形態における位相を動かした後のベクトル図を示す。The vector figure after moving the phase in the best form for implementing this invention is shown. 本発明に係る総単相整流器ユニットと入力電流との関係を表す表を示す。The table showing the relationship between the total single phase rectifier unit and the input current according to the present invention is shown. 本発明に係る実施形態の変形例の回路図を示す。The circuit diagram of the modification of embodiment which concerns on this invention is shown. 図７図示変形例における位相を動かす前のベクトル図を示す。FIG. 8 shows a vector diagram before moving the phase in the modification shown in FIG. 図７図示変形例における位相を動かした後のベクトル図を示す。FIG. 8 shows a vector diagram after moving the phase in the modification shown in FIG. 従来の三相整流回路の例を示す。An example of a conventional three-phase rectifier circuit is shown. 同じく従来の三相整流回路の例を示す。Similarly, an example of a conventional three-phase rectifier circuit is shown. 同じく従来の三相整流回路の例を示す。Similarly, an example of a conventional three-phase rectifier circuit is shown. 従来例に係る総単相整流器ユニットと入力線電流との関係を表す表を示す。The table showing the relationship between the total single phase rectifier unit which concerns on a prior art example, and input line current is shown.

符号の説明Explanation of symbols

２ 力率改善回路
３ ＤＣ／ＤＣコンバータ
４ 力率改善回路制御部
１０ 三相整流装置入力電流制御部
ｓ，ｔ，ｒ，ｕ，ｖ，ｗ 相
１，Ｕ，Ｕ１，Ｕ２，Ｖ，Ｖ１，Ｖ２，Ｗ 単相整流器ユニット
2 Power factor improvement circuit 3 DC / DC converter 4 Power factor improvement circuit control unit 10 Three-phase rectifier input current control unit s, t, r, u, v, w Phase 1, U, U1, U1, U2, V, V1, V2, W single-phase rectifier unit

Claims (2)

複数台の単相整流器ユニットで構成されている三相整流装置において、三つの相の各相をデルタ結線で接続し、それぞれの相に単相整流器ユニットを接続し、各相二台目以降の単相整流器ユニットを各相一台目の単相整流器ユニットと並列に接続してあり、前記単相整流器ユニットの総台数が３で割りきれない不均衡状態にあって、台数が同じである相の単相整流器ユニットの電流の位相を動かして、前記三つの相の入力電流を平衡状態にするように構成してあることを特徴とする三相整流装置。 In a three-phase rectifier composed of multiple single-phase rectifier units, connect each of the three phases with a delta connection, connect a single-phase rectifier unit to each phase, A single-phase rectifier unit is connected in parallel with the first single-phase rectifier unit in each phase, and the total number of the single-phase rectifier units is in an unbalanced state that cannot be divided by 3, and the number of the same number of phases. The three-phase rectifier is configured to move the phase of the current of the single-phase rectifier unit in order to bring the input currents of the three phases into a balanced state. 前記単相整流器ユニットは、交流入力電源を有し、この交流入力電源に力率改善回路を接続し、この力率改善回路の出力をＤＣ／ＤＣコンバータの入力に接続してあり、前記ＤＣ／ＤＣコンバータの出力信号を入力し、前記力率改善回路に位相を動かした電流信号を出力する制御回路を設けて、この制御回路は、電流の位相を動かして、三つの相の入力電流が平衡状態になる制御を行うように構成してあることを特徴とする請求項１記載の三相整流装置。
The single-phase rectifier unit has an AC input power supply, a power factor correction circuit is connected to the AC input power supply, and an output of the power factor improvement circuit is connected to an input of a DC / DC converter. A control circuit for inputting the output signal of the DC converter and outputting a current signal whose phase is moved to the power factor correction circuit is provided. This control circuit moves the phase of the current so that the input current of the three phases is balanced. The three-phase rectifier according to claim 1, wherein the three-phase rectifier is configured to perform control to enter a state.
JP2005147576A 2005-05-20 2005-05-20 Three-phase rectifier Expired - Fee Related JP4393420B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005147576A JP4393420B2 (en) 2005-05-20 2005-05-20 Three-phase rectifier

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005147576A JP4393420B2 (en) 2005-05-20 2005-05-20 Three-phase rectifier

Publications (2)

Publication Number Publication Date
JP2006325354A true JP2006325354A (en) 2006-11-30
JP4393420B2 JP4393420B2 (en) 2010-01-06

Family

ID=37544597

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005147576A Expired - Fee Related JP4393420B2 (en) 2005-05-20 2005-05-20 Three-phase rectifier

Country Status (1)

Country Link
JP (1) JP4393420B2 (en)

Also Published As

Publication number Publication date
JP4393420B2 (en) 2010-01-06

Similar Documents

Publication Publication Date Title
JP6038289B2 (en) Power converter
JP5163734B2 (en) 3-level inverter
JP6138276B2 (en) Power conversion apparatus, motor drive apparatus including the same, blower including the same, compressor, air conditioner including them, refrigerator, and refrigerator
JP5737445B2 (en) Power converter control device
JP5360125B2 (en) Series multiple power converter
JP5505042B2 (en) Neutral point boost DC-three-phase converter
JP6410829B2 (en) Power conversion device, motor driving device including the same, blower and compressor, and air conditioner, refrigerator and refrigerator including at least one of them
JP2010187431A (en) Uninterruptible power supply
JP2011193589A (en) Power converter
WO2014024460A1 (en) Motor control apparatus
JP6038291B2 (en) Power conversion apparatus, motor drive apparatus including the same, blower including the same, compressor, air conditioner including them, refrigerator, and refrigerator
JP2008092640A (en) Three-phase rectifier device
JP2015109777A (en) Motor control device
JP5351390B2 (en) Power converter
JP2733724B2 (en) Current control device for multi-winding AC motor
JP2012257361A (en) Power converter
JP2006246649A (en) Inverter device
JP2007318928A (en) Inverter device
JP2007221902A (en) Power conversion device
JP2008086127A (en) Parallel operation system for inverter apparatuses
JP4862476B2 (en) Switching pattern generation method for AC-AC direct conversion device
JP5611009B2 (en) Unbalance compensator
JP4393420B2 (en) Three-phase rectifier
JP5287013B2 (en) AC-AC direct conversion device and commutation control method for AC-AC direct conversion device
JP2006325353A (en) Three-phase rectifier instrument

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080122

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20091001

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20091013

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20091013

R150 Certificate of patent or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121023

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121023

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131023

Year of fee payment: 4

LAPS Cancellation because of no payment of annual fees