JP2006285835A - Method for evaluating power consumption and system for evaluating power consumption - Google Patents

Method for evaluating power consumption and system for evaluating power consumption Download PDF

Info

Publication number
JP2006285835A
JP2006285835A JP2005107371A JP2005107371A JP2006285835A JP 2006285835 A JP2006285835 A JP 2006285835A JP 2005107371 A JP2005107371 A JP 2005107371A JP 2005107371 A JP2005107371 A JP 2005107371A JP 2006285835 A JP2006285835 A JP 2006285835A
Authority
JP
Japan
Prior art keywords
power consumption
consumption evaluation
integrated circuit
evaluation
logic emulation
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2005107371A
Other languages
Japanese (ja)
Inventor
Kenichiro Uda
研一郎 宇田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2005107371A priority Critical patent/JP2006285835A/en
Publication of JP2006285835A publication Critical patent/JP2006285835A/en
Pending legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To accelerate the evaluation of power consumption while using a logic emulator corresponding to an actual circuit scale without adding a circuit for measuring power consumption in a largely scaled integrated circuit. <P>SOLUTION: A method for evaluating power consumption is provided which divides a largely scaled integrated circuit, and creates a power consumption value table PT for each of the divided blocks in advance. A logic emulation device 30 records only the toggle information TI of a necessary node, and calculates overall power consumption evaluation by using the toggle information TI and the power consumption value table PT. Thus, it is possible to accelerate the power consumption evaluation by using a logic emulation device without adding an excess logic circuit. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は、集積回路の消費電力を評価する消費電力評価方法および消費電力評価システムに関するものである。   The present invention relates to a power consumption evaluation method and a power consumption evaluation system for evaluating power consumption of an integrated circuit.

従来、集積回路の消費電力を事前に評価するには、Verilog−XLやVCSなどのソフトウェアシミュレータとリンクする消費電力評価ツールが用いられている。しかし、ソフトウェアシミュレータでは、集積回路の大規模化に伴い、各論理回路のトグル回数の計測等に要する時間が増大し、有効な時間で消費電力評価を行うことが難しくなりつつある。   Conventionally, in order to evaluate the power consumption of an integrated circuit in advance, a power consumption evaluation tool linked to a software simulator such as Verilog-XL or VCS has been used. However, in software simulators, as the scale of integrated circuits increases, the time required for measuring the number of toggles of each logic circuit increases, making it difficult to evaluate power consumption in an effective time.

そこで、消費電力評価の時間を短縮するために、フィールドプログラマブルアレイで構成された論理エミュレータを用いて消費電力評価を行うものがある(例えば、特許文献1参照)。論理エミュレータによれば、ソフトウェアシミュレータに比べて1万倍から10万倍も高速に論理検証することが可能である。
特開2002−288257号公報(第4頁、第4図)
Thus, in order to shorten the time for power consumption evaluation, there is one that performs power consumption evaluation using a logic emulator configured by a field programmable array (see, for example, Patent Document 1). According to the logic emulator, logic verification can be performed 10,000 to 100,000 times faster than a software simulator.
JP 2002-288257 A (page 4, FIG. 4)

論理エミュレータの場合、消費電力測定用の論理回路を数多く追加しなければならない。つまり、消費電力測定のために必要以上に大容量な論理エミュレータが必要になる。一般的に、論理エミュレータは規模が大きいほど高価である。したがって、消費電力測定のために実際の論理規模以上の大容量の論理エミュレータを用意することは難しく、論理エミュレータの適用を困難にしている。   In the case of a logic emulator, many logic circuits for measuring power consumption must be added. In other words, a logic emulator with a larger capacity than necessary is required for power consumption measurement. In general, the larger the scale, the more expensive the logic emulator. Therefore, it is difficult to prepare a logic emulator having a capacity larger than the actual logic scale for power consumption measurement, which makes it difficult to apply the logic emulator.

本発明は、このような事情に鑑みて創作したものであり、消費電力測定用の回路追加を行わずに、実際の回路規模に応じた論理エミュレータを使用しながら、消費電力評価の加速を図ることを目的としている。   The present invention was created in view of the above circumstances, and aims to accelerate power consumption evaluation while using a logic emulator according to the actual circuit scale without adding a circuit for power consumption measurement. The purpose is that.

本発明による集積回路の消費電力評価方法は、
前記集積回路を複数の区画に分割する工程と、
それぞれの区画において前記集積回路を構成する各要素の消費電力値と各要素の接続情報から入力遷移パターンに対する消費電力値のテーブルを作成する工程と、
各区画の入力信号のトグル情報と前記消費電力値のテーブルから前記集積回路の消費電力評価を行う工程とを持つことを特徴としている。
An integrated circuit power consumption evaluation method according to the present invention includes:
Dividing the integrated circuit into a plurality of sections;
Creating a table of power consumption values for the input transition pattern from the power consumption values of each element constituting the integrated circuit in each section and the connection information of each element;
And a step of evaluating power consumption of the integrated circuit from toggle information of input signals of each section and the table of power consumption values.

これによれば、消費電力値テーブルを事前に作成することで、集積回路の特定ノードの時系列データを保持しておくだけで消費電力評価が行えるようになり、消費電力評価用の回路を追加せずに消費電力評価が高速で行えるようになる。   According to this, by creating a power consumption value table in advance, it becomes possible to perform power consumption evaluation just by holding time-series data of a specific node of the integrated circuit, and a circuit for power consumption evaluation is added. Power consumption evaluation can be performed at high speed without doing so.

また、本発明による集積回路の消費電力評価システムは、
消費電力評価用のトグル情報を保持するメモリを備えた論理エミュレーション装置と、
前記論理エミュレーション装置に接続された計算機と、
前記論理エミュレーション装置から前記消費電力評価用のトグル情報を前記計算機に転送する手段と、
前記計算機上で上記の消費電力評価方法に基づいて、前記消費電力評価用のトグル情報から前記集積回路の消費電力を計算する手段とを備えている。
An integrated circuit power consumption evaluation system according to the present invention includes:
A logic emulation device having a memory for holding toggle information for power consumption evaluation;
A computer connected to the logic emulation device;
Means for transferring toggle information for power consumption evaluation from the logic emulation device to the computer;
And a means for calculating the power consumption of the integrated circuit from the power consumption evaluation toggle information on the computer based on the power consumption evaluation method.

これによれば、論理エミュレーション装置を使用して消費電力評価を加速することができ、消費電力評価用の回路を追加せずに消費電力評価を加速することができる。   According to this, power consumption evaluation can be accelerated using a logic emulation device, and power consumption evaluation can be accelerated without adding a circuit for power consumption evaluation.

また、上記の消費電力評価方法において、集積回路を複数の区画に分割する際、状態保持機能を持つ回路構成要素を基準に分割することは好ましい。ここで、状態保持機能を持つ回路構成要素とは、例えば、フリップフロップやラッチ回路やレジスタなどである。   In the above power consumption evaluation method, when dividing an integrated circuit into a plurality of sections, it is preferable to divide based on circuit components having a state holding function. Here, the circuit components having the state holding function are, for example, flip-flops, latch circuits, registers, and the like.

これによれば、状態保持機能を持つ回路構成要素を基準にして分割するため、サイクルベースで動作する論理エミュレーション装置でのトグル情報の取得が行いやすくなる。したがって、論理エミュレーション装置への本方法の適用が容易になりながら、かつ、消費電力評価の回路を追加せずに消費電力評価が行えるようになる。   According to this, since division is performed based on circuit components having a state holding function, it becomes easy to obtain toggle information in a logic emulation device operating on a cycle basis. Therefore, the application of the present method to the logic emulation apparatus becomes easy, and the power consumption can be evaluated without adding a power consumption evaluation circuit.

また、本発明による集積回路の消費電力評価システムは、
消費電力評価用のトグル情報として前記集積回路の入出力データと状態保持機能を持つ回路構成要素の出力データを保持するメモリを備えた論理エミュレーション装置と、
前記論理エミュレーション装置に接続された計算機と、
前記論理エミュレーション装置から前記消費電力評価用のトグル情報を計算機に転送する手段と、
前記計算機上で、上記の状態保持機能を持つ回路構成要素を基準に前記集積回路を分割する方式の消費電力評価方法に基づいて、前記消費電力評価用のトグル情報から前記集積回路の消費電力を計算する手段とを備えている。
An integrated circuit power consumption evaluation system according to the present invention includes:
A logic emulation device including a memory for holding input / output data of the integrated circuit and output data of a circuit component having a state holding function as toggle information for power consumption evaluation;
A computer connected to the logic emulation device;
Means for transferring toggle information for power consumption evaluation from the logic emulation device to a computer;
Based on the power consumption evaluation method of dividing the integrated circuit on the basis of the circuit component having the state holding function on the computer, the power consumption of the integrated circuit is calculated from the toggle information for power consumption evaluation. Means for calculating.

これによれば、論理エミュレーション装置を使用して消費電力評価を容易に加速することができ、消費電力評価用の回路を追加せずに容易に消費電力評価を加速することができる。   According to this, the power consumption evaluation can be easily accelerated using the logic emulation device, and the power consumption evaluation can be easily accelerated without adding a circuit for power consumption evaluation.

また、上記の消費電力評価システムにおいて、消費電力評価用のトグル情報を保持するメモリと論理エミュレーション装置の波形情報取得用のメモリとを共用させることは好ましい態様である。これによれば、論理エミュレーション装置において消費電力評価用のメモリを専用に用意する必要がなく、コストダウンを図ることができる。   In the power consumption evaluation system described above, it is preferable that the memory holding the toggle information for power consumption evaluation and the memory for acquiring waveform information of the logic emulation apparatus are shared. According to this, it is not necessary to prepare a dedicated memory for power consumption evaluation in the logic emulation device, and the cost can be reduced.

さらに、消費電力評価システムにおいて、消費電力評価用のトグル情報を論理エミュレーション時にも計算機に転送可能な手段を備えることは好ましい。これによれば、論理エミュレーション実行時にもトグル情報を計算機に転送することができ、長大なパターンでの消費電力評価を加速することができる。   Furthermore, in the power consumption evaluation system, it is preferable to include means capable of transferring toggle information for power consumption evaluation to a computer even during logic emulation. According to this, toggle information can be transferred to the computer even during execution of logic emulation, and power consumption evaluation with a long pattern can be accelerated.

本発明によれば、消費電力値のテーブルを事前に作成するので、消費電力評価用の回路を追加せずに消費電力評価が行え、また、論理エミュレーション装置を使用して消費電力評価を加速することができる。   According to the present invention, since a table of power consumption values is created in advance, power consumption evaluation can be performed without adding a circuit for power consumption evaluation, and power consumption evaluation is accelerated using a logic emulation device. be able to.

以下、本発明にかかわる消費電力評価方法および消費電力評価システムの実施の形態について、図面を参照しながら説明する。   Hereinafter, embodiments of a power consumption evaluation method and a power consumption evaluation system according to the present invention will be described with reference to the drawings.

図1は、消費電力評価を行う大規模な集積回路を特定区画で分割した回路の一例を示したものである。図1において、10はDフリップフロップ、11はAND回路である。A,B,C,D,Eは分割後の回路に含まれるワイヤである。P0,P1,P2は前段の分割回路に含まれるノード、N0,N1は後段の分割回路に含まれるノードである。大規模な集積回路の分割については、フリップフロップなどの状態保持機能を持つ回路構成要素を含み、複数の入力に基づく論理演算によって1つの出力を得る論理回路を少なくとも1つ持つ状態で分割するものとする。   FIG. 1 shows an example of a circuit obtained by dividing a large-scale integrated circuit that performs power consumption evaluation into specific sections. In FIG. 1, 10 is a D flip-flop, and 11 is an AND circuit. A, B, C, D, and E are wires included in the divided circuit. P0, P1, and P2 are nodes included in the preceding division circuit, and N0 and N1 are nodes included in the subsequent division circuit. For the division of large-scale integrated circuits, including circuit components having a state holding function such as flip-flops, and dividing in a state having at least one logic circuit that obtains one output by a logical operation based on a plurality of inputs And

図1で示した分割回路において、A,B,Cの各遷移パターンの組み合わせに対する消費電力値を記述した消費電力値テーブルPTを作成する。作成した消費電力値テーブルPTの1例を図2に示す。A,B,Cそれぞれにおいて、“0”→“0”の遷移、“0”→“1”の遷移、“1”→“0”の遷移、“1”→“1”の遷移の4パターンがあるので、組み合わせの合計は、4×4×4=64パターンとなる。   In the divided circuit shown in FIG. 1, a power consumption value table PT describing power consumption values for combinations of A, B, and C transition patterns is created. An example of the created power consumption value table PT is shown in FIG. In each of A, B, and C, four patterns of transition from “0” to “0”, transition from “0” to “1”, transition from “1” to “0”, transition from “1” to “1” Therefore, the total number of combinations is 4 × 4 × 4 = 64 patterns.

消費電力値テーブルPTは、各分割回路の構成要素の消費電力パラメータなどから計算する。分割回路が大規模な場合、統計的手法を用いて消費電力値テーブルPTの値を算出しても良い。   The power consumption value table PT is calculated from the power consumption parameters of the components of each divided circuit. When the divided circuit is large-scale, the values of the power consumption value table PT may be calculated using a statistical method.

図3は、消費電力を計算する手順の一例を示すフローチャートである。   FIG. 3 is a flowchart illustrating an example of a procedure for calculating power consumption.

集積回路を複数の区画に分割する工程(23)と、それぞれの区画において集積回路を構成する各要素の消費電力値(22)と各要素の接続情報(21)から入力遷移パターンに対する消費電力値のテーブル(PT)を作成する工程と、各区画の入力信号のトグル情報(TI)と消費電力値のテーブル(PT)から集積回路の消費電力値の計算(25)を行って、評価する工程とを持っている。   The step (23) of dividing the integrated circuit into a plurality of sections, the power consumption value (22) of each element constituting the integrated circuit in each section, and the power consumption value for the input transition pattern from the connection information (21) of each element A table (PT), and a calculation (25) of the power consumption value of the integrated circuit from the toggle information (TI) of the input signal of each section and the power consumption value table (PT) and an evaluation step And have.

すなわち、集積回路の各要素の接続情報21と各構成要素の消費電力情報22を基に回路分割23を行い、分割回路それぞれの消費電力値テーブルPT(00,01,02,03)を作成する。一方、論理エミュレータなどの論理エミュレーション装置を用いた論理エミュレーション実行24によりトグル情報TIを取得する。次いで、消費電力値計算25により、トグル情報TIと消費電力値テーブルPTから消費電力値を計算する。   That is, circuit division 23 is performed based on connection information 21 of each element of the integrated circuit and power consumption information 22 of each component, and a power consumption value table PT (00, 01, 02, 03) for each divided circuit is created. . On the other hand, toggle information TI is acquired by logic emulation execution 24 using a logic emulation device such as a logic emulator. Next, the power consumption value calculation 25 calculates the power consumption value from the toggle information TI and the power consumption value table PT.

図4は、集積回路の消費電力評価システムの一例を示したものである。   FIG. 4 shows an example of an integrated circuit power consumption evaluation system.

30は論理エミュレーション装置であり、消費電力評価用のトグル情報TIを保持するメモリ31を備えている。メモリ31は、フリップフロップの出力データを保持するものとする。このメモリ31は、論理エミュレーション装置30内に備えられている波形取得用メモリと共用するのでもよい。32は論理エミュレーション装置30に接続された計算機、33は論理エミュレーション装置30から消費電力評価用のトグル情報TIを計算機32に転送する手段としてのデータ転送ケーブルである。計算機32では、上記の消費電力評価方法に基づいて、消費電力評価用のトグル情報TIから集積回路の消費電力を計算する。   A logic emulation device 30 includes a memory 31 that holds toggle information TI for power consumption evaluation. The memory 31 is assumed to hold output data of the flip-flop. This memory 31 may be shared with a waveform acquisition memory provided in the logic emulation device 30. Reference numeral 32 denotes a computer connected to the logic emulation device 30, and 33 denotes a data transfer cable as means for transferring toggle information TI for power consumption evaluation from the logic emulation device 30 to the computer 32. The computer 32 calculates the power consumption of the integrated circuit from the toggle information TI for power consumption evaluation based on the power consumption evaluation method described above.

論理エミュレーション装置30は、論理エミュレーションの実行中に逐次、トグル情報TIをメモリ31に格納する。論理エミュレーション装置30が保持したトグル情報TIは、エミュレーション実行中またはエミュレーション終了後に、データ転送ケーブル33を通じて計算機32に転送され、計算機32上で消費電力計算を行う。   The logic emulation device 30 sequentially stores the toggle information TI in the memory 31 during execution of the logic emulation. The toggle information TI held by the logic emulation device 30 is transferred to the computer 32 through the data transfer cable 33 during the emulation execution or after the emulation ends, and the power consumption is calculated on the computer 32.

本発明は、大規模な集積回路の消費電力を高速に事前評価する消費電力評価方法および消費電力評価システム等として有用である。   The present invention is useful as a power consumption evaluation method and a power consumption evaluation system that pre-evaluate the power consumption of a large-scale integrated circuit at high speed.

本発明の実施の形態における消費電力評価の対象である集積回路を特定区画で分割した部分回路の一例を示す回路図The circuit diagram which shows an example of the partial circuit which divided | segmented the integrated circuit which is the object of power consumption evaluation in embodiment of this invention in the specific division 本発明の実施の形態における消費電力評価システムでの消費電力値テーブルの一例を示す図The figure which shows an example of the power consumption value table in the power consumption evaluation system in embodiment of this invention 本発明の実施の形態における消費電力評価システムで消費電力を計算する手順の一例を示すフローチャートThe flowchart which shows an example of the procedure which calculates power consumption in the power consumption evaluation system in embodiment of this invention 本発明の実施の形態における消費電力評価システムの概略構成図Schematic configuration diagram of a power consumption evaluation system in an embodiment of the present invention

符号の説明Explanation of symbols

10:Dフリップフロップ
11:AND回路
21:集積回路の各要素の接続情報
22:構成要素の消費電力情報
23:回路分割
24:論理エミュレーション実行
25:消費電力値計算
30:論理エミュレーション装置
31:消費電力評価用のトグル情報のメモリ
32:計算機
33:データ転送ケーブル
PT:消費電力値テーブル
TI:トグル情報
10: D flip-flop 11: AND circuit 21: Connection information of each element of integrated circuit 22: Power consumption information of component 23: Circuit division 24: Execution of logic emulation 25: Calculation of power consumption value 30: Logic emulation device 31: Consumption Memory of toggle information for power evaluation 32: Computer 33: Data transfer cable PT: Power consumption value table TI: Toggle information

Claims (7)

集積回路の消費電力を評価する方法であって、
前記集積回路を複数の区画に分割する工程と、
それぞれの区画において前記集積回路を構成する各要素の消費電力値と各要素の接続情報から入力遷移パターンに対する消費電力値のテーブルを作成する工程と、
各区画の入力信号のトグル情報と前記消費電力値のテーブルから前記集積回路の消費電力評価を行う工程とを持つ消費電力評価方法。
A method for evaluating the power consumption of an integrated circuit, comprising:
Dividing the integrated circuit into a plurality of sections;
Creating a table of power consumption values for the input transition pattern from the power consumption values of each element constituting the integrated circuit in each section and the connection information of each element;
A power consumption evaluation method including a step of performing power consumption evaluation of the integrated circuit from toggle information of an input signal of each partition and the power consumption value table.
集積回路の消費電力を評価するシステムであって、
消費電力評価用のトグル情報を保持するメモリを備えた論理エミュレーション装置と、
前記論理エミュレーション装置に接続された計算機と、
前記論理エミュレーション装置から前記消費電力評価用のトグル情報を前記計算機に転送する手段と、
前記計算機上で請求項1に記載の消費電力評価方法に基づいて、前記消費電力評価用のトグル情報から前記集積回路の消費電力を計算する手段とを備えた消費電力評価システム。
A system for evaluating power consumption of an integrated circuit,
A logic emulation device having a memory for holding toggle information for power consumption evaluation;
A computer connected to the logic emulation device;
Means for transferring toggle information for power consumption evaluation from the logic emulation device to the computer;
A power consumption evaluation system comprising: means for calculating power consumption of the integrated circuit from toggle information for power consumption evaluation based on the power consumption evaluation method according to claim 1 on the computer.
前記集積回路を複数の区画に分割する工程は、状態保持機能を持つ回路構成要素を基準に前記集積回路を分割する請求項1に記載の消費電力評価方法。   The power consumption evaluation method according to claim 1, wherein in the step of dividing the integrated circuit into a plurality of sections, the integrated circuit is divided based on circuit components having a state holding function. 集積回路の消費電力を評価するシステムであって、
消費電力評価用のトグル情報として前記集積回路の入出力データと状態保持機能を持つ回路構成要素の出力データを保持するメモリを備えた論理エミュレーション装置と、
前記論理エミュレーション装置に接続された計算機と、
前記論理エミュレーション装置から前記消費電力評価用のトグル情報を計算機に転送する手段と、
前記計算機上で請求項3に記載の消費電力評価方法に基づいて、前記消費電力評価用のトグル情報から前記集積回路の消費電力を計算する手段とを備えた消費電力評価システム。
A system for evaluating power consumption of an integrated circuit,
A logic emulation device including a memory for holding input / output data of the integrated circuit and output data of a circuit component having a state holding function as toggle information for power consumption evaluation;
A computer connected to the logic emulation device;
Means for transferring toggle information for power consumption evaluation from the logic emulation device to a computer;
A power consumption evaluation system comprising: means for calculating the power consumption of the integrated circuit from the power consumption evaluation toggle information on the computer based on the power consumption evaluation method according to claim 3.
前記消費電力評価用のトグル情報を保持する前記メモリは、前記論理エミュレーション装置内の波形取得用メモリと共用されている請求項4に記載の消費電力評価システム。   The power consumption evaluation system according to claim 4, wherein the memory that holds the toggle information for power consumption evaluation is shared with a waveform acquisition memory in the logic emulation device. 論理エミュレーション実行時にも前記消費電力評価用のトグル情報を前記計算機に転送可能な手段を備えた請求項2に記載の消費電力評価システム。   The power consumption evaluation system according to claim 2, further comprising means capable of transferring the toggle information for power consumption evaluation to the computer even during execution of logic emulation. 論理エミュレーション実行時にも前記消費電力評価用のトグル情報を前記計算機に転送可能な手段を備えた請求項4に記載の消費電力評価システム。   5. The power consumption evaluation system according to claim 4, further comprising means capable of transferring the toggle information for power consumption evaluation to the computer even during execution of logic emulation.
JP2005107371A 2005-04-04 2005-04-04 Method for evaluating power consumption and system for evaluating power consumption Pending JP2006285835A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005107371A JP2006285835A (en) 2005-04-04 2005-04-04 Method for evaluating power consumption and system for evaluating power consumption

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005107371A JP2006285835A (en) 2005-04-04 2005-04-04 Method for evaluating power consumption and system for evaluating power consumption

Publications (1)

Publication Number Publication Date
JP2006285835A true JP2006285835A (en) 2006-10-19

Family

ID=37407672

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005107371A Pending JP2006285835A (en) 2005-04-04 2005-04-04 Method for evaluating power consumption and system for evaluating power consumption

Country Status (1)

Country Link
JP (1) JP2006285835A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008234187A (en) * 2007-03-19 2008-10-02 Fujitsu Ltd Power consumption analysis support program, recording medium recording this program, and power consumption analysis support device
JP2010182241A (en) * 2009-02-09 2010-08-19 Fujitsu Ltd Evaluation method and device
US9021289B2 (en) 2010-10-15 2015-04-28 Fujitsu Limited Method and system for power estimation based on a number of signal changes

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008234187A (en) * 2007-03-19 2008-10-02 Fujitsu Ltd Power consumption analysis support program, recording medium recording this program, and power consumption analysis support device
JP2010182241A (en) * 2009-02-09 2010-08-19 Fujitsu Ltd Evaluation method and device
US9021289B2 (en) 2010-10-15 2015-04-28 Fujitsu Limited Method and system for power estimation based on a number of signal changes

Similar Documents

Publication Publication Date Title
JPH0458072B2 (en)
JP2002535684A (en) System for real version test and simulated version test of integrated circuits
JP2009092437A (en) Test pattern evaluation method and device
JP2006285835A (en) Method for evaluating power consumption and system for evaluating power consumption
CN107844678B (en) Spice simulation method containing IP/Memory time sequence path
US8074192B2 (en) Verification support apparatus, verification support method, and computer product
Vannal et al. Design and testing of combinational Logic circuits using built in self test scheme for FPGAs
CN115935870A (en) Power consumption analysis method and device, electronic equipment and storage medium
JP2007052640A (en) Apparatus and method for verifying asynchronous circuit and verification program thereof
US20150204944A1 (en) Programmable logic device and verification method therefor
JP2005091310A (en) Debugging circuit
JP2002288257A (en) Method and device for power consumption evaluation
CN114091393A (en) Method, device, equipment and storage medium for executing engineering change instruction
JP2004279266A (en) Logic circuit and designing method thereof, and testing method
JP2005122497A (en) Test circuit preparing method using analog function description
CN116151187B (en) Method, apparatus and storage medium for processing trigger condition
JP2000057188A (en) Hardware and software cooperative evaluating device
JP5146179B2 (en) Integrated circuit and monitor signal output method thereof
JP2011094986A (en) Semiconductor integrated circuit, semiconductor integrated circuit design method, scanning test pattern generation method, and its program
JP2009198288A (en) Verification apparatus of semiconductor integrated circuit
JP2972499B2 (en) Logic circuit delay simulator
CN117408198A (en) Simulation model modeling method, device, equipment and storage medium
JP2004171436A (en) Data interface method and data interface device
JP3945996B2 (en) Hardware design verification device operating in parallel
JP2003256493A (en) Tester simulation apparatus and tester simulation method