JP2006269796A - Pin structure of wiring board - Google Patents

Pin structure of wiring board Download PDF

Info

Publication number
JP2006269796A
JP2006269796A JP2005086459A JP2005086459A JP2006269796A JP 2006269796 A JP2006269796 A JP 2006269796A JP 2005086459 A JP2005086459 A JP 2005086459A JP 2005086459 A JP2005086459 A JP 2005086459A JP 2006269796 A JP2006269796 A JP 2006269796A
Authority
JP
Japan
Prior art keywords
pin
wiring board
present
polyimide
pin structure
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2005086459A
Other languages
Japanese (ja)
Inventor
Sakae Yokogawa
栄 横川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP2005086459A priority Critical patent/JP2006269796A/en
Publication of JP2006269796A publication Critical patent/JP2006269796A/en
Withdrawn legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a pin structure with enhanced connection reliability in a pin structure of an electric element-mounted wiring board for mounting an I/O pin, on a pad provided on the surface of the wiring board. <P>SOLUTION: A polyimide sheet 5 has a pin aligning hole 6. The I/O pin 7, aligned in the hole 6, includes fine protrusions. The I/O pin-equipped board is obtained by jointing the polyimide sheet 5 and the wiring board. Since the I/O pin 7 includes the fine protrusions, it is possible to form the I/O pin with high reliability. A fine protrusion may be provided on a pin connection pad 2 of the wiring board. <P>COPYRIGHT: (C)2007,JPO&INPIT

Description

本発明は配線基板のピン構造に関し、特に、電気素子搭載配線基板の面に設けられたパッドにI/Oピンを取り付けるための配線基板のピン構造に関する。   The present invention relates to a pin structure of a wiring board, and more particularly to a pin structure of a wiring board for attaching an I / O pin to a pad provided on a surface of an electric element mounting wiring board.

従来の配線基板のピン構造を図1(a)〜(d)を参照して説明する。図1(a)〜(d)の4本のピンのうち、左側2本が従来技術によるものである。これは樹脂(ポリミド)シートを用いピンを整列しこのシートと基板表面に形成した樹脂層とを熱圧着させる方法を用いている。この方法は、半田付けによるピン取付け方法と比べ残留熱応力が小さく、ほぼ0である。このためピンの金属材料の選択自由度が高く、低電気抵抗、柔軟性、質量、熱伝導度等、それぞれの基板における最も有利な特性の材料が使える利点がある。この従来技術は特許文献1に記載されている。   A conventional pin structure of a wiring board will be described with reference to FIGS. Of the four pins shown in FIGS. 1A to 1D, the two on the left are those according to the prior art. In this method, a resin (polyimide) sheet is used, pins are aligned, and this sheet is bonded to a resin layer formed on the substrate surface by thermocompression bonding. In this method, the residual thermal stress is small and almost zero compared with the pin mounting method by soldering. For this reason, there is a high degree of freedom in selecting a metal material of the pin, and there is an advantage that a material having the most advantageous characteristics in each substrate such as low electrical resistance, flexibility, mass, and thermal conductivity can be used. This prior art is described in Patent Document 1.

特許第2725664号公報(第2−3頁、図7)Japanese Patent No. 2725664 (page 2-3, FIG. 7)

しかしながら、上述した従来のピン構造においては、次のような課題がある。このピン取付け方法において、ピンと基板表面のパッドとの間は圧接されるのみの状態のため、特に横方向からの力に弱い。このため電気的および機械的な接続信頼性が悪く、抵抗上昇や断線が起きやすいという問題点がある。   However, the conventional pin structure described above has the following problems. In this pin mounting method, the pin and the pad on the substrate surface are only pressed against each other, so that they are particularly vulnerable to lateral force. For this reason, there are problems in that electrical and mechanical connection reliability is poor and resistance increases and disconnections are likely to occur.

本発明の目的は上述した従来技術の課題を解決して接続信頼性を高めたピン構造を提供することにある。   An object of the present invention is to provide a pin structure that solves the above-described problems of the prior art and has improved connection reliability.

本発明の配線基板のピン構造は、ピン整列用穴を有し前記ピン整列用穴にピンを挿入された樹脂シートと配線基板とを接合した配線基板のピン構造であって、
前記配線基板はピン接続パッドを有し、
前記ピンは前記ピン接続パッドに接続する面に突起を有することを特徴とする。
The pin structure of the wiring board of the present invention is a pin structure of a wiring board in which a resin sheet having a pin alignment hole and a pin inserted into the pin alignment hole is joined to the wiring board.
The wiring board has pin connection pads,
The pin has a protrusion on a surface connected to the pin connection pad.

本発明の配線基板のピン構造は、ピン整列用穴を有し前記ピン整列用穴にピンを挿入された樹脂シートと配線基板とを接合した配線基板のピン構造であって、
前記配線基板はピン接続パッドを有し、
前記ピン接続パッドは前記ピンに接続する面に突起を有することを特徴とする。
The pin structure of the wiring board of the present invention is a pin structure of a wiring board in which a resin sheet having a pin alignment hole and a pin inserted into the pin alignment hole is joined to the wiring board.
The wiring board has pin connection pads,
The pin connection pad has a protrusion on a surface connected to the pin.

本発明においては、以下に記載するような効果を奏する。ピンの接着面又は配線基板のピン接続パッド面に微小突起を有しているので、接続信頼性が高まることである。   The present invention has the following effects. Since there are minute protrusions on the bonding surface of the pins or the pin connection pad surface of the wiring board, the connection reliability is improved.

本発明を実施するための最良の形態について図面を参照して詳細に説明する。図1(a)〜(d)は本発明の実施の形態を説明するための断面図である。4本のピンのうち、左側2本が従来技術によるものであり、右側2本が本発明の実施の形態によるものである。   The best mode for carrying out the present invention will be described in detail with reference to the drawings. 1A to 1D are cross-sectional views for describing an embodiment of the present invention. Of the four pins, the left two are according to the prior art, and the right two are according to the embodiment of the present invention.

まず、本発明の概要を説明する。図1(a)において、樹脂(ポリミド)シート5はピン整列用穴6を有する。図1(b)において、穴6に整列するI/Oピン7は微小突起を有する。図1(c)において、樹脂シート5と配線基板を接合する。図1(d)において、接合したI/Oピン付き基板を得る。このようにして、本発明ではI/Oピン7が微小突起を持つので、接続信頼性の高いI/Oピン形成ができる。   First, the outline of the present invention will be described. In FIG. 1 (a), a resin (polyimide) sheet 5 has pin alignment holes 6. In FIG.1 (b), the I / O pin 7 aligned with the hole 6 has a microprotrusion. In FIG.1 (c), the resin sheet 5 and a wiring board are joined. In FIG. 1D, a bonded I / O pin-attached substrate is obtained. In this way, in the present invention, since the I / O pin 7 has minute protrusions, it is possible to form an I / O pin with high connection reliability.

次に、本発明の実施の形態を詳細に説明する。   Next, embodiments of the present invention will be described in detail.

図1(a)を参照すると、ピン整列用ポリミドシート5が示されている。図において、穴6はピンを整列させる。   Referring to FIG. 1 (a), a pin alignment polyimide sheet 5 is shown. In the figure, holes 6 align the pins.

図1(b)を参照すると、ピン7を挿入したポリミドシート5が示されている。図において、ピン7の接着面には微小突起が形成されている。   Referring to FIG. 1 (b), a polyimide sheet 5 having pins 7 inserted therein is shown. In the figure, a minute projection is formed on the bonding surface of the pin 7.

図1(c)を参照すると、ピン7と配線基板との接着の構成が示されている。図において、配線基板はセラミック基板1、内部配線(図示せず)、部品搭載パッド3、ピン接続パッド2、ポリミド層4により形成されている。またピン接続パッド2には微小突起が形成されている。   Referring to FIG. 1C, a configuration for bonding the pins 7 and the wiring board is shown. In the figure, the wiring board is formed of a ceramic substrate 1, internal wiring (not shown), a component mounting pad 3, a pin connection pad 2, and a polyimide layer 4. The pin connection pad 2 is formed with minute protrusions.

図1(d)を参照すると、本方法にて形成された配線基板が示されている。図において、ピン7の接着面又は配線基板のピン接続パッド2面に形成された微小突起はピンと配線基板との接続信頼性を向上させる。   Referring to FIG. 1 (d), a wiring board formed by the present method is shown. In the figure, the minute protrusions formed on the bonding surface of the pin 7 or the pin connection pad 2 surface of the wiring board improve the connection reliability between the pin and the wiring board.

次に、本実施の形態の動作(製造工程)について図面を参照して説明する。   Next, the operation (manufacturing process) of the present embodiment will be described with reference to the drawings.

初めに図1(a)のポリミドシート5を厚膜法にて形成する。ここでは大きさ90平方mm、厚さ0.1mmとした。これにレーザ法又はフォトリソグラフィ法を用いて穴6を穿孔する。形成ピッチは約1.8mmの格子状である。穴6の大きさは上面約1mm、下面約0.5mmの傾斜を有する形状としている。これは後述のピン7のヘッド形状に合わせたものである。   First, the polyimide sheet 5 of FIG. 1A is formed by a thick film method. Here, the size is 90 square mm and the thickness is 0.1 mm. A hole 6 is drilled in this using a laser method or a photolithography method. The formation pitch is a grid of about 1.8 mm. The size of the hole 6 is a shape having an inclination of about 1 mm on the upper surface and about 0.5 mm on the lower surface. This is in accordance with the head shape of the pin 7 described later.

次に、図1(b)のように穴6にピン7を整列する。ピンヘッド部分はテーパを有しており、シート穴とピンヘッドのそれぞれの径を適切に合わせることで、挿入したピン7が穴6に保持される。ピン7のヘッド部分の接着面には微小突起を形成する(左から3本目、本方法(1)のピン参照)。この微小突起はフォトリソグラフィを用いた薄膜エッチングまたはスパッタ法によるエッチングにより形成する。この方法は本発明とは直接関係しないので、その詳細な方法は省略する。   Next, the pins 7 are aligned in the holes 6 as shown in FIG. The pin head portion has a taper, and the inserted pin 7 is held in the hole 6 by appropriately matching the diameters of the sheet hole and the pin head. A microprotrusion is formed on the bonding surface of the head portion of the pin 7 (the third from the left, see the pin of the present method (1)). The minute protrusions are formed by thin film etching using photolithography or etching by sputtering. Since this method is not directly related to the present invention, its detailed method is omitted.

次に、図1(c)にある、ピン接続用のセラミック配線基板を形成する。大きさ100平方mm、厚さ約2mmで、絶縁部の主材料はアルミナ、配線部の主材料はタングステンである。グリーンシート積層法により形成するが本発明とは直接関係しないので、その詳細な構成は省略する。   Next, the ceramic wiring board for pin connection shown in FIG. 1C is formed. The main part of the insulating part is alumina and the main part of the wiring part is tungsten. Although it is formed by the green sheet laminating method, it is not directly related to the present invention, and therefore the detailed configuration is omitted.

このセラミック配線基板の部品搭載面には所定の位置に部品搭載パッド3が形成されている。ピン接続面には上記ポリミドシート5と同ピッチのピン接続パッド2が形成されている。さらに厚さ約0.01mmのポリミド層4が形成され、ピン接続パッド2部分は、フォトリソグラフィによりポリミドが除去されている。ポリミド層形成方法は本発明とは直接関係しないので、その詳細な方法は省略する。   Component mounting pads 3 are formed at predetermined positions on the component mounting surface of the ceramic wiring board. On the pin connection surface, pin connection pads 2 having the same pitch as the polyimide sheet 5 are formed. Further, a polyimide layer 4 having a thickness of about 0.01 mm is formed, and the polyimide is removed from the pin connection pad 2 portion by photolithography. Since the method for forming the polyimide layer is not directly related to the present invention, its detailed method is omitted.

次に、図1(c)のようにピン7を整列したポリミドシート5と配線基板とを張り合わせる。位置ずれの無いように合わせ、上金型8・下金型9間で熱圧着する。この時の加熱温度をポリミドのガラス転移点以上に設定すると非常に強固な接着を行うことが出来る。具体的には温度350度、圧力15kg/平方センチで行われる。気泡混入を防ぐため10-2torr程度の真空中で行われる。ポリミド張り合わせ方法は本発明とは直接関係しないので、その詳細な方法は省略する。   Next, as shown in FIG. 1C, the polyimide sheet 5 in which the pins 7 are aligned and the wiring board are bonded together. Align so that there is no displacement, and thermocompression bond between upper mold 8 and lower mold 9. When the heating temperature at this time is set to be equal to or higher than the glass transition point of the polyimide, very strong bonding can be performed. Specifically, it is performed at a temperature of 350 degrees and a pressure of 15 kg / square centimeter. It is performed in a vacuum of about 10-2 torr to prevent air bubbles from entering. Since the polyimide bonding method is not directly related to the present invention, its detailed method is omitted.

上記工程を経て図1(d)のピン付き配線基板が形成される。ピン接合面には一体化したポリミド層11が形成されている。   The pinned wiring board shown in FIG. 1D is formed through the above steps. An integrated polyimide layer 11 is formed on the pin joint surface.

上記工程例ではピン7の接着面に微小突起を形成した。つまり、図1(a)〜(d)の4本のピンのうち、左から3本目の「本方法(1)」の形状である。左から4本目の「本方法(2)」に示すように、もう一方の配線基板のピン接続パッド2面に微小突起を形成してもよい。それ以外は全く同様の工程となる。   In the above process example, a minute protrusion was formed on the bonding surface of the pin 7. That is, the shape of the “present method (1)” is the third from the left among the four pins in FIGS. As shown in the fourth “this method (2)” from the left, fine protrusions may be formed on the surface of the pin connection pad 2 of the other wiring board. Otherwise, the process is exactly the same.

図1(a)〜(d)は本発明の実施の形態を説明するための断面図である。1A to 1D are cross-sectional views for describing an embodiment of the present invention.

符号の説明Explanation of symbols

1 基板
2 ピン接続パッド
3 部品搭載パッド
4 ポリミド層
5 ポリミドシート
6 穴
7 ピン
8 上金型
9 下金型
11 ポリミド層
DESCRIPTION OF SYMBOLS 1 Board | substrate 2 Pin connection pad 3 Component mounting pad 4 Polyimide layer 5 Polyimide sheet 6 Hole 7 Pin 8 Upper die 9 Lower die 11 Polyimide layer

Claims (2)

ピン整列用穴を有し前記ピン整列用穴にピンを挿入された樹脂シートと配線基板とを接合した配線基板のピン構造であって、
前記配線基板はピン接続パッドを有し、
前記ピンは前記ピン接続パッドに接続する面に突起を有することを特徴とする配線基板のピン構造。
A pin structure of a wiring board in which a resin sheet having a pin alignment hole and a pin inserted into the pin alignment hole and the wiring board are joined,
The wiring board has pin connection pads,
The pin structure of a wiring board, wherein the pin has a protrusion on a surface connected to the pin connection pad.
ピン整列用穴を有し前記ピン整列用穴にピンを挿入された樹脂シートと配線基板とを接合した配線基板のピン構造であって、
前記配線基板はピン接続パッドを有し、
前記ピン接続パッドは前記ピンに接続する面に突起を有することを特徴とする配線基板のピン構造。
A pin structure of a wiring board in which a resin sheet having a pin alignment hole and a pin inserted into the pin alignment hole and the wiring board are joined,
The wiring board has pin connection pads,
A pin structure of a wiring board, wherein the pin connection pad has a protrusion on a surface connected to the pin.
JP2005086459A 2005-03-24 2005-03-24 Pin structure of wiring board Withdrawn JP2006269796A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2005086459A JP2006269796A (en) 2005-03-24 2005-03-24 Pin structure of wiring board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005086459A JP2006269796A (en) 2005-03-24 2005-03-24 Pin structure of wiring board

Publications (1)

Publication Number Publication Date
JP2006269796A true JP2006269796A (en) 2006-10-05

Family

ID=37205430

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005086459A Withdrawn JP2006269796A (en) 2005-03-24 2005-03-24 Pin structure of wiring board

Country Status (1)

Country Link
JP (1) JP2006269796A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008277667A (en) * 2007-05-02 2008-11-13 Furukawa Electric Co Ltd:The Connection structure of terminal and substrate, and connection method
CN108174529A (en) * 2018-02-07 2018-06-15 何建慧 A kind of welded plate that electronic component is not lost
CN110572955A (en) * 2019-09-16 2019-12-13 中国科学院长春光学精密机械与物理研究所 Auxiliary installation template and alignment installation method

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008277667A (en) * 2007-05-02 2008-11-13 Furukawa Electric Co Ltd:The Connection structure of terminal and substrate, and connection method
CN108174529A (en) * 2018-02-07 2018-06-15 何建慧 A kind of welded plate that electronic component is not lost
CN110572955A (en) * 2019-09-16 2019-12-13 中国科学院长春光学精密机械与物理研究所 Auxiliary installation template and alignment installation method

Similar Documents

Publication Publication Date Title
US9627347B2 (en) Method of manufacturing semiconductor device and semiconductor device manufacturing apparatus
JP2004343030A (en) Wiring circuit board, manufacturing method thereof, circuit module provided with this wiring circuit board
JP2007115774A (en) Method of manufacturing semiconductor device
TWI409884B (en) Method for manufacturing semiconductor device
JP2008021751A (en) Electrode, semiconductor chip, substrate, connecting structure of electrode for semiconductor chip, and semiconductor module and its manufacturing method
TWI270184B (en) Package for mounting an optical element and a method of manufacturing the same
JP4447143B2 (en) Semiconductor device and manufacturing method thereof
WO2018220998A1 (en) Semiconductor device and manufacturing method for semiconductor device
JP2007266111A (en) Semiconductor device, laminated semiconductor device using the same, base substrate, and semiconductor device manufacturing method
JP3748779B2 (en) Semiconductor element mounting method and thermoplastic or thermosetting sheet
JP2008042064A (en) Ceramic wiring board and optical device apparatus using the same, package and manufacturing method of its ceramic wiring board
JP4460341B2 (en) Wiring board and manufacturing method thereof
JP2008103536A (en) Semiconductor package and manufacturing method thereof
JP2006269796A (en) Pin structure of wiring board
JP2009004648A (en) Wiring board
JP2011187912A (en) Electro device-embedded printed circuit board and manufacturing method thereof
JP2005286209A (en) Element device
JPH09298252A (en) Semiconductor package and semiconductor device using the semiconductor package
JP2016157901A (en) Electronic device
JP2006210566A (en) Semiconductor device
JP2011066078A (en) Circuit module, and method of manufacturing the same
JP2005302924A (en) Wiring board and its manufacturing method
JP5185622B2 (en) Multilayer wiring board
JP2007088140A (en) Assembled printed wiring board
JP6272052B2 (en) Electronic device mounting substrate and electronic device

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20080603