JP2006236105A5 - - Google Patents

Download PDF

Info

Publication number
JP2006236105A5
JP2006236105A5 JP2005051369A JP2005051369A JP2006236105A5 JP 2006236105 A5 JP2006236105 A5 JP 2006236105A5 JP 2005051369 A JP2005051369 A JP 2005051369A JP 2005051369 A JP2005051369 A JP 2005051369A JP 2006236105 A5 JP2006236105 A5 JP 2006236105A5
Authority
JP
Japan
Prior art keywords
address setting
memory
memory module
determination
access
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2005051369A
Other languages
English (en)
Japanese (ja)
Other versions
JP2006236105A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2005051369A priority Critical patent/JP2006236105A/ja
Priority claimed from JP2005051369A external-priority patent/JP2006236105A/ja
Priority to US11/345,388 priority patent/US20060195665A1/en
Priority to CNA2006100078923A priority patent/CN1825473A/zh
Publication of JP2006236105A publication Critical patent/JP2006236105A/ja
Publication of JP2006236105A5 publication Critical patent/JP2006236105A5/ja
Withdrawn legal-status Critical Current

Links

JP2005051369A 2005-02-25 2005-02-25 アクセス制御装置及びその制御方法 Withdrawn JP2006236105A (ja)

Priority Applications (3)

Application Number Priority Date Filing Date Title
JP2005051369A JP2006236105A (ja) 2005-02-25 2005-02-25 アクセス制御装置及びその制御方法
US11/345,388 US20060195665A1 (en) 2005-02-25 2006-02-02 Access control device, method for changing memory addresses, and memory system
CNA2006100078923A CN1825473A (zh) 2005-02-25 2006-02-23 存储器控制装置、改变存储器地址的方法以及存储系统

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2005051369A JP2006236105A (ja) 2005-02-25 2005-02-25 アクセス制御装置及びその制御方法

Publications (2)

Publication Number Publication Date
JP2006236105A JP2006236105A (ja) 2006-09-07
JP2006236105A5 true JP2006236105A5 (https=) 2008-04-10

Family

ID=36933127

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2005051369A Withdrawn JP2006236105A (ja) 2005-02-25 2005-02-25 アクセス制御装置及びその制御方法

Country Status (3)

Country Link
US (1) US20060195665A1 (https=)
JP (1) JP2006236105A (https=)
CN (1) CN1825473A (https=)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7904639B2 (en) * 2006-08-22 2011-03-08 Mosaid Technologies Incorporated Modular command structure for memory and memory system
JP2008242731A (ja) * 2007-03-27 2008-10-09 Oki Electric Ind Co Ltd マイクロプロセッサ設計プログラム、マイクロプロセッサ設計装置及びマイクロプロセッサ
JP5171448B2 (ja) * 2007-07-31 2013-03-27 キヤノン株式会社 画像形成装置及びその制御方法
US8924639B2 (en) 2008-08-08 2014-12-30 Hewlett-Packard Development Company, L.P. Independently controllable and reconfigurable virtual memory devices in memory modules that are pin-compatible with standard memory modules
JP2011081732A (ja) * 2009-10-09 2011-04-21 Elpida Memory Inc 半導体装置及びその調整方法並びにデータ処理システム
JP2011192343A (ja) 2010-03-12 2011-09-29 Elpida Memory Inc 半導体装置及びそのリフレッシュ制御方法並びにコンピュータシステム
CN111158600B (zh) * 2019-12-30 2023-10-27 中国人民解放军国防科技大学 一种提升高带宽存储器（hbm）访问效率的装置和方法

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6571325B1 (en) * 1999-09-23 2003-05-27 Rambus Inc. Pipelined memory controller and method of controlling access to memory devices in a memory system
JP4159415B2 (ja) * 2002-08-23 2008-10-01 エルピーダメモリ株式会社 メモリモジュール及びメモリシステム
US7222224B2 (en) * 2004-05-21 2007-05-22 Rambus Inc. System and method for improving performance in computer memory systems supporting multiple memory access latencies

Similar Documents

Publication Publication Date Title
US10740042B2 (en) Scheduling access commands for data storage devices
US10289313B2 (en) Method and apparatus for improving sequential reading in NAND flash
CN102646446B (zh) 硬件动态高速缓存电源管理
JP2008529121A5 (https=)
TW201614510A (en) Memory device, method, and computer program product
JP6059399B2 (ja) メモリデバイスのタイミングパラメータを動的に決定するためのシステムおよび方法
JP6161301B2 (ja) 割り込みスプレッド方法、割り込み要求信号スプレッダ回路、及びそれを備えるシステムオンチップ
JP2004310754A5 (https=)
US20140244922A1 (en) Multi-purpose register programming via per dram addressability mode
JP2009527861A5 (https=)
US20100241782A1 (en) Memory access controller, systems, and methods for optimizing memory access times
JP2006048531A5 (https=)
JP2007536997A5 (https=)
JP2009199189A5 (https=)
JP2005276161A5 (https=)
CN111684408A (zh) 多存储器类型存储器模块系统和方法
JP2005190467A5 (https=)
JP2007072118A5 (https=)
JP2006236105A5 (https=)
JP2005196618A5 (https=)
JP2007334510A5 (https=)
TWI566087B (zh) Ｃｐｕ使用控制系統及方法
JP2010011228A5 (https=)
JP2009033439A5 (https=)
US20150261616A1 (en) Method of controlling memory swap operation and data processing system using same