JP2006127253A - Power circuit device - Google Patents

Power circuit device Download PDF

Info

Publication number
JP2006127253A
JP2006127253A JP2004316327A JP2004316327A JP2006127253A JP 2006127253 A JP2006127253 A JP 2006127253A JP 2004316327 A JP2004316327 A JP 2004316327A JP 2004316327 A JP2004316327 A JP 2004316327A JP 2006127253 A JP2006127253 A JP 2006127253A
Authority
JP
Japan
Prior art keywords
voltage
power supply
regulator
stage
circuit device
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2004316327A
Other languages
Japanese (ja)
Inventor
Shuichi Yamada
周一 山田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Toshiba Corp
Original Assignee
Toshiba Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Toshiba Corp filed Critical Toshiba Corp
Priority to JP2004316327A priority Critical patent/JP2006127253A/en
Publication of JP2006127253A publication Critical patent/JP2006127253A/en
Withdrawn legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a power circuit device that can suppress heat generation from a regulator IC without using a power limiting resistor or a heat sink. <P>SOLUTION: The power circuit device 2 comprises a filter 4 for noise removal from a general purpose DC power source part 1. The power circuit device 2 comprises the first stage regulator circuit part 5 for the first stage DC voltage conversion, the second stage regulator circuit part 6 for the second stage DC voltage conversion, the nth stage regulator circuit part 7 for the nth stage DC voltage conversion for outputting a DC voltage of a predetermined voltage to a load circuit part 3, and protective diodes 8 for circuit protection upon a reverse input-output bias. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は、電源から供給される電源電圧を、所定電圧に降圧し、負荷回路部に供給する電源回路装置に関する。   The present invention relates to a power supply circuit device that steps down a power supply voltage supplied from a power supply to a predetermined voltage and supplies the voltage to a load circuit unit.

装置内に搭載される電源回路では、例えば+24V出力のみのDC電源から供給される電源電圧を、この+24V電圧より変換したデジタル用電圧+5Vやアナログ用電圧+12Vにドロップ(降圧)することによって負荷回路を駆動することが行われている。   In a power supply circuit mounted in the apparatus, for example, a power supply voltage supplied from a DC power supply having only + 24V output is dropped (stepped down) to a digital voltage + 5V converted from the + 24V voltage or an analog voltage + 12V. Has been done to drive.

上記の電源回路は、汎用のレギュレータICを使用し、DC電源からの入力電圧を所望の電圧に変換する回路を構成することが一般的であるが、高い入力電圧から出力電流を得るためには、レギュレータICの許容損失(発熱)を十分考慮して設計する必要がある。   The above power supply circuit generally uses a general-purpose regulator IC, and constitutes a circuit that converts an input voltage from a DC power supply to a desired voltage. To obtain an output current from a high input voltage, Therefore, it is necessary to design with sufficient consideration of the allowable loss (heat generation) of the regulator IC.

特に、入力電圧、出力電流が高い場合には、レギュレータICの入力に電力制限抵抗を付ける方法、或いはレギュレータICの発熱防止としてヒートシンクを取り付ける方法、などの対策方法をとるのが一般的であり、特許文献1に示されるように、トランジスタ及び抵抗等からなる電力消費部を設けてレギュレータ部分での発熱を低減する技術が知られている。
特開2002−297249号公報
In particular, when the input voltage and output current are high, it is common to take countermeasures such as a method of attaching a power limiting resistor to the input of the regulator IC or a method of attaching a heat sink to prevent the regulator IC from generating heat. As shown in Patent Document 1, a technique is known in which a power consuming unit including a transistor, a resistor, and the like is provided to reduce heat generation in a regulator portion.
JP 2002-297249 A

しかしながら、電力制限抵抗を用いた場合、電力制限抵抗の許容損失が大きくなり、数Wレベルのワッテージの大きな抵抗を選定する必要がある。ところが、このレベルの抵抗はかなり大きな特殊な挿入タイプの部品であるため、基板実装面積が大きく基板サイズを小型化する際などに問題となる。また、同様にヒートシンクを取り付けて放熱を行う場合も、ヒートシンクのサイズや形状によっては他の実装部品に制約を与えるなどデメリットが多い。   However, when a power limiting resistor is used, the allowable loss of the power limiting resistor increases, and it is necessary to select a resistor with a large wattage of several W level. However, this level of resistance is a very large special insertion type component, which causes a problem when the board mounting area is large and the board size is reduced. Similarly, when a heat sink is attached to dissipate heat, there are many demerits such as restrictions on other mounted parts depending on the size and shape of the heat sink.

そこで、本発明は、電力制限抵抗やヒートシンクを用いることなく、レギュレータICの発熱を抑制することのできる電源回路装置を提供することを目的とする。   Therefore, an object of the present invention is to provide a power supply circuit device that can suppress the heat generation of a regulator IC without using a power limiting resistor or a heat sink.

上記目的を達成するために、本発明の電源回路装置は、電源から供給される電源電圧を、所定電圧に降圧し、負荷回路部に供給する電源回路装置であって、直列に接続された複数段のレギュレータ回路部を具備し、これらの複数段のレギュレータ回路部によって前記電源から供給される電源電圧を段階的に前記所定電圧にまで降圧するよう構成されたことを特徴とする。   In order to achieve the above object, a power supply circuit device of the present invention is a power supply circuit device that steps down a power supply voltage supplied from a power supply to a predetermined voltage and supplies the voltage to a load circuit unit. A regulator circuit unit of a stage is provided, and the power supply voltage supplied from the power source is stepped down to the predetermined voltage step by step by the plurality of regulator circuit units.

本発明によれば、電力制限抵抗やヒートシンクを用いることなく、レギュレータICの発熱を抑制することのできる電源回路装置を提供することができる。   ADVANTAGE OF THE INVENTION According to this invention, the power supply circuit device which can suppress heat_generation | fever of regulator IC can be provided, without using a power limiting resistor and a heat sink.

以下、本発明の詳細を、実施の形態について図面を参照して説明する。   The details of the present invention will be described below with reference to the drawings.

図1は、本発明の一実施形態に係る電源回路装置のブロック構成を示すものである。同図において、1は外部に設けられた汎用DC電源部、2は電源回路装置、3は外部に設けられた負荷回路部である。電源回路装置2は、制御・ドライバ基板内に実装される。   FIG. 1 shows a block configuration of a power supply circuit device according to an embodiment of the present invention. In the figure, 1 is a general-purpose DC power supply unit provided outside, 2 is a power supply circuit device, and 3 is a load circuit unit provided outside. The power supply circuit device 2 is mounted in a control / driver board.

上記電源回路装置2は、汎用DC電源部1からのノイズ除去を目的としたフィルタ4を具備している。また、電源回路装置2は、第1段階のDC電圧変換を行う第1段レギュレータ回路部5、第2段階のDC電圧変換を行う第2段レギュレータ回路部6、負荷回路部3に所定電圧のDC電圧を出力するための第N段階のDC電圧変換を行う第N段レギュレータ回路部7、入力−出力間が逆バイアスになった場合の回路保護を目的とした保護用ダイオード8を具備している。第1段〜第N段のレギュレータ回路部5〜7は、一般的な3端子、5端子等の汎用レギュレータIC、電解コンデンサ等で構成される。   The power supply circuit device 2 includes a filter 4 for removing noise from the general-purpose DC power supply unit 1. In addition, the power supply circuit device 2 supplies a predetermined voltage to the first stage regulator circuit unit 5 that performs the first stage DC voltage conversion, the second stage regulator circuit unit 6 that performs the second stage DC voltage conversion, and the load circuit unit 3. An Nth stage regulator circuit unit 7 for performing Nth stage DC voltage conversion for outputting a DC voltage, and a protection diode 8 for the purpose of circuit protection when the input-output is reverse biased. Yes. The first to N-th stage regulator circuit units 5 to 7 are configured by general three-terminal, five-terminal general-purpose regulator ICs, electrolytic capacitors, and the like.

次に、上記構成の電源回路装置2の動作について説明する。ここで、外部の汎用DC電源部1より末端基板内に入力されるDC入力電圧をV0 、第1段レギュレータ回路部にて変換されるDC電圧をV1 、第2段レギュレータ回路部にて変換されるDC電圧をV2 、第N段レギュレータ回路部にて変換されるDC電圧をVN 、第1段レギュレータ回路部への入力電流をI0 、各段のレギュレータ回路部から出力される出力電流をI1 〜IN とする。また、N≧2である。   Next, the operation of the power supply circuit device 2 configured as described above will be described. Here, the DC input voltage input from the external general-purpose DC power supply unit 1 into the terminal board is V0, the DC voltage converted by the first stage regulator circuit unit is V1, and the second stage regulator circuit unit converts the DC voltage. DC voltage to be V2, DC voltage converted by the Nth stage regulator circuit section to VN, input current to the first stage regulator circuit section to I0, and output current output from the regulator circuit section at each stage to I1 to Let it be IN. N ≧ 2.

外部の汎用DC電源部1より入力されるDC入力電圧V0 は、フィルタ4によりノイズが除去され、第1段レギュレータ回路部5に入力される。第1段レギュレータ回路部5では、DC入力電圧V0 をDC出力電圧V1 に変換し、さらに第2レギュレータ回路部6に入力する。同様の変換処理を各段のレギュレータ回路部7にて連続で行い、最終的には外部の負荷回路部3へ所定電圧のDC電圧VN を出力する。   The DC input voltage V0 input from the external general-purpose DC power supply unit 1 is subjected to noise removal by the filter 4 and input to the first stage regulator circuit unit 5. In the first stage regulator circuit unit 5, the DC input voltage V 0 is converted into a DC output voltage V 1 and further input to the second regulator circuit unit 6. A similar conversion process is continuously performed in the regulator circuit unit 7 of each stage, and finally a DC voltage VN of a predetermined voltage is output to the external load circuit unit 3.

ここで、V0 、V1 、…、VN 及び、I0 、I1 、…、IN には、以下の関係式が成り立つものとする。
I0 ≒I1 ≒I2 …≒IN (レギュレータICの消費電流はここでは無視する。)
VN-1 ≒VN +(V0 −VN )/N ・・・(2)
Here, V0, V1,..., VN and I0, I1,.
I0 ≒ I1 ≒ I2 ... ≒ IN (Current consumption of regulator IC is ignored here.)
VN-1 ≒ VN + (V0 -VN) / N (2)

このとき、第1段〜第N段レギュレータ回路部の汎用レギュレータICの許容損失をそれぞれP1 〜PN とすると、これらは(2)式より以下の式で表される。
PN ≒(VN-1 −VN )・IN≒(V0 −VN )・IN /N (3)
At this time, if the permissible losses of the general-purpose regulator ICs in the first to N-th stage regulator circuit units are P1 to PN, respectively, these are expressed by the following equations from the equation (2).
PN ≒ (VN-1 -VN) ・ IN ≒ (V0−VN) ・ IN / N (3)

(3)式の分子の部分は、レギュレータICを1個用いる場合の許容損失となる。従って、本実施形態のように多段(N段)でレギュレータICを用いることにより、各レギュレータICでの許容損失が1/Nとなる。   The numerator portion of the formula (3) is an allowable loss when one regulator IC is used. Therefore, by using regulator ICs in multiple stages (N stages) as in this embodiment, the allowable loss in each regulator IC is 1 / N.

例として、N=3、V0 =+24V、V3 =+12V、IN=0.5Aとした場合、
V2 =+16V、V1 =+20V、PN =2W
となる。この場合、+24Vを+12Vまで降圧する際に(全降下電圧が12V)、3段のレギュレータICで1/3ずつ(4Vずつ)降圧することになる。このように、入力電圧が高く、高い電流出力が必要な場合でも、電力制限抵抗やヒートシンクを使用することなく、レギュレータICの許容損失を小さくすることができ、各レギュレータICの発熱を抑制することができる。
As an example, if N = 3, V0 = + 24V, V3 = + 12V, IN = 0.5A,
V2 = + 16V, V1 = + 20V, PN = 2W
It becomes. In this case, when + 24V is stepped down to + 12V (total voltage drop is 12V), the voltage is stepped down by 1/3 (by 4V) by the three-stage regulator IC. Thus, even when the input voltage is high and a high current output is required, the power dissipation of the regulator IC can be reduced without using a power limiting resistor or a heat sink, and the heat generation of each regulator IC can be suppressed. Can do.

ここで、比較のため、外部汎用DC電源1からの入力電圧V0 (+24V)を、電力制限抵抗と一段のレギュレータ回路部により+12Vに降圧する構成とした場合について検討する。レギュレータ回路部への入力電圧をV1 、入力電流をI0 、レギュレータ回路部にて変換された出力電圧をV2 、出力電流をI1 、電力制限抵抗をR、電力制限抵抗の許容損失をPR とすると、レギュレータ回路部内のレギュレータICの許容損失Pと電力制限抵抗の許容損失PR は以下の式により表される。(但し、レギュレータICの消費電流はここでは無視する。)
P≒(V1 −V2 )・I1
PR ≒(V0 −V1 )・I0 ≒(V0 −V1 )・I1
Here, for comparison, a case where the input voltage V0 (+ 24V) from the external general-purpose DC power supply 1 is stepped down to + 12V by a power limiting resistor and a single-stage regulator circuit unit will be considered. If the input voltage to the regulator circuit is V1, the input current is I0, the output voltage converted by the regulator circuit is V2, the output current is I1, the power limiting resistor is R, and the allowable loss of the power limiting resistor is PR, The allowable loss P of the regulator IC and the allowable loss PR of the power limiting resistor in the regulator circuit unit are expressed by the following equations. (However, the current consumption of the regulator IC is ignored here.)
P ≒ (V1 -V2) ・ I1
PR≈ (V0−V1) ・ I0≈ (V0−V1) ・ I1

この場合、前述した実施形態と同様に、レギュレータICの許容損失Pを2W、I1 =0.5Aとした場合、必然的に電力制限抵抗の許容損失PR が大きくなり、V1 =+16V、PR =4Wとなる。一般的に1Wを超える高電力タイプの抵抗はかなり大きな挿入部品である。このため、電力制限抵抗を使用した場合、この電力制限抵抗が基板のかなりの実装面積を占有することになり、基板サイズに影響を及ぼすこととなる。   In this case, similarly to the above-described embodiment, if the allowable loss P of the regulator IC is 2 W and I1 = 0.5 A, the allowable loss PR of the power limiting resistor inevitably increases, and V1 = + 16 V, PR = 4 W It becomes. Generally, a high-power type resistor exceeding 1 W is a considerably large insert. For this reason, when the power limiting resistor is used, the power limiting resistor occupies a considerable mounting area of the substrate, which affects the substrate size.

以上のように、本実施形態では、電力制限抵抗やヒートシンクを用いることなく、レギュレータICの発熱を抑制することができる。   As described above, in this embodiment, the heat generation of the regulator IC can be suppressed without using a power limiting resistor or a heat sink.

本発明の一実施形態に係る電源回路装置のブロック構成を示す図。The figure which shows the block configuration of the power supply circuit device which concerns on one Embodiment of this invention.

符号の説明Explanation of symbols

1…汎用DC電源部、2…電源回路部、3…負荷回路部、4…フィルタ、5,6,7…レギュレータ回路部、8…保護用ダイオード。   DESCRIPTION OF SYMBOLS 1 ... General purpose DC power supply part, 2 ... Power supply circuit part, 3 ... Load circuit part, 4 ... Filter, 5, 6, 7 ... Regulator circuit part, 8 ... Protection diode

Claims (2)

電源から供給される電源電圧を、所定電圧に降圧し、負荷回路部に供給する電源回路装置であって、
直列に接続された複数段のレギュレータ回路部を具備し、これらの複数段のレギュレータ回路部によって前記電源から供給される電源電圧を段階的に前記所定電圧にまで降圧するよう構成されたことを特徴とする電源回路装置。
A power supply circuit device that steps down a power supply voltage supplied from a power supply to a predetermined voltage and supplies the voltage to a load circuit unit,
A plurality of stages of regulator circuit units connected in series are provided, and the plurality of stages of regulator circuit units are configured to step down the power supply voltage supplied from the power source to the predetermined voltage step by step. A power supply circuit device.
前記レギュレータ回路部をN(N≧2)段具備し、1つの前記レギュレータ回路部が全降下電圧の1/Nずつ降圧するよう構成されたことを特徴とする請求項1記載の電源回路装置。   2. The power supply circuit device according to claim 1, wherein the regulator circuit unit includes N (N ≧ 2) stages, and one regulator circuit unit is configured to step down by 1 / N of a total voltage drop.
JP2004316327A 2004-10-29 2004-10-29 Power circuit device Withdrawn JP2006127253A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004316327A JP2006127253A (en) 2004-10-29 2004-10-29 Power circuit device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004316327A JP2006127253A (en) 2004-10-29 2004-10-29 Power circuit device

Publications (1)

Publication Number Publication Date
JP2006127253A true JP2006127253A (en) 2006-05-18

Family

ID=36721935

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004316327A Withdrawn JP2006127253A (en) 2004-10-29 2004-10-29 Power circuit device

Country Status (1)

Country Link
JP (1) JP2006127253A (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2011034411A (en) * 2009-08-03 2011-02-17 Saxa Inc Ac/dc power device
US8040649B2 (en) 2008-02-27 2011-10-18 Fujitsu Ten Limited Overcurrent protection apparatus and electronic apparatus

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8040649B2 (en) 2008-02-27 2011-10-18 Fujitsu Ten Limited Overcurrent protection apparatus and electronic apparatus
JP2011034411A (en) * 2009-08-03 2011-02-17 Saxa Inc Ac/dc power device

Similar Documents

Publication Publication Date Title
JP4657799B2 (en) Light emitting diode drive circuit
TWI400678B (en) Led driving topology, light source module based thereon, and digital camera having the same
JP4855153B2 (en) POWER SUPPLY DEVICE, REGULATOR CIRCUIT, CHARGE PUMP CIRCUIT AND ELECTRONIC DEVICE USING THEM
JP2007110833A (en) Boosting circuit, constant-voltage circuit using boosting circuit, and constant-current circuit using boosting circuit
JP2007095907A (en) Driving circuit and electronic apparatus using the same
JP2007318879A (en) Power unit
JP2010051068A (en) Load driver, lighting device, and display
JP2008148514A (en) Dcdc converter
US7538530B2 (en) Buck converter
TWI437905B (en) Light emitting diode driving circuit
US10150378B2 (en) Apparatus for performing hybrid power control in an electronic device with aid of separated power output nodes for multi-purpose usage of boost
JP2006333595A (en) Terminal protection circuit
US8492923B2 (en) Lamp circuit with simplified circuitry complexity
KR102551916B1 (en) power management integrated circuit, OLED display device using the PMIC and operation method thereof
JP2006303093A (en) Led drive
JP2010277226A (en) Dc stabilized power supply device and electronic apparatus including the same
JP2006127253A (en) Power circuit device
US20090091950A1 (en) Power converting circuit with open load protection function
JP5082872B2 (en) Soft start circuit
US8917118B2 (en) Bypass for on-chip voltage regulator
US6987378B1 (en) Over-voltage protection circuit and method therefor
JP2007181287A (en) Semiconductor device
US20110148338A1 (en) Energy saving electronic device, heat dissipating fan power control system and control method thereof
JP2006129678A (en) Power supply device
JP2017108561A (en) Drive circuit

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20080108