JP2005302835A - Semiconductor device and its manufacturing method - Google Patents

Semiconductor device and its manufacturing method Download PDF

Info

Publication number
JP2005302835A
JP2005302835A JP2004113398A JP2004113398A JP2005302835A JP 2005302835 A JP2005302835 A JP 2005302835A JP 2004113398 A JP2004113398 A JP 2004113398A JP 2004113398 A JP2004113398 A JP 2004113398A JP 2005302835 A JP2005302835 A JP 2005302835A
Authority
JP
Japan
Prior art keywords
resin
resin film
electronic component
semiconductor device
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2004113398A
Other languages
Japanese (ja)
Inventor
Hideki Takehara
秀樹 竹原
Noriyuki Yoshikawa
則之 吉川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2004113398A priority Critical patent/JP2005302835A/en
Publication of JP2005302835A publication Critical patent/JP2005302835A/en
Withdrawn legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a semiconductor device wherein solder flashing is hard to occur between electrodes even if reflow mounting is conducted to mount the semiconductor device to another device. <P>SOLUTION: Electronic components (semiconductor device 3a, chip-type passive component 3b) are mounted to at least one main surface of a substrate 1 where a wiring pattern is formed by solder 4, and the electronic components 3a and 3b are covered with a sealing resin 6. A resin film layer 5 is provided between the sealing resin 6 and the electronic components 3a and 3b, like a shape profiling the unevenness of the surface of the substrate 1 wherein the electronic components 3a and 3b are mounted (electronic component-mounted substrate) and it is in contact with the electronic components 3a and 3b. The entry of the sealing resin 6 in between the electronic components 3a and 3b and the substrate 1 can be suppressed by the resin film layer 5. <P>COPYRIGHT: (C)2006,JPO&NCIPI

Description

本発明は、配線パターンが形成された基板上に電子部品やその周辺回路が搭載された半導体装置及びその製造方法に関し、特に、基板上にハンダ実装された電子部品等を樹脂封止してパッケージングした半導体装置及びその製造方法に関する。   The present invention relates to a semiconductor device in which an electronic component and its peripheral circuit are mounted on a substrate on which a wiring pattern is formed, and a method for manufacturing the same, and more particularly to a package in which an electronic component or the like solder-mounted on a substrate is sealed with a resin. The present invention relates to a semiconductor device and a manufacturing method thereof.

従来、配線パターンが設けられた基板上に半導体素子等の電子部品が複数搭載された半導体装置において、一般的に金属キャップを設ける形態が主流だったが、近年、パッケージの薄型化やコストダウンのために樹脂封止にてパッケージングされるものが増加してきた(例えば、特許文献1参照。)。以下に、樹脂封止にてパッケージングされた従来の半導体装置の一例について、図4を用いて説明する。   Conventionally, in a semiconductor device in which a plurality of electronic components such as semiconductor elements are mounted on a substrate on which a wiring pattern is provided, a form in which a metal cap is generally provided has been mainstream. Therefore, what is packaged by resin sealing has increased (for example, refer patent document 1). An example of a conventional semiconductor device packaged by resin sealing will be described below with reference to FIG.

図4に示す半導体装置では、所定の配線パターン(図示せず)が形成された基板101上に、半導体素子103aやチップ型受動部品103b等の複数の電子部品が搭載されている。配線パターンには電子部品実装用のランド電極102が含まれており、電子部品103a,103bはこのランド電極102にハンダ104を用いて接続されている。基板101上に実装された電子部品103a,103bは、例えばエポキシ樹脂等の封止樹脂105にて被覆されている。このような半導体装置は、例えば他の装置に組み込まれる目的でリフロー実装される場合に、ハンダ104が溶融して流れ出すことにより電極間が短絡すること(以下、電極間ハンダフラッシュともいう。)を抑制する目的で、電子部品103a,103bと基板101との間にも封止樹脂105が充填される必要性がある。   In the semiconductor device shown in FIG. 4, a plurality of electronic components such as a semiconductor element 103a and a chip-type passive component 103b are mounted on a substrate 101 on which a predetermined wiring pattern (not shown) is formed. The wiring pattern includes a land electrode 102 for mounting an electronic component, and the electronic components 103 a and 103 b are connected to the land electrode 102 using solder 104. The electronic components 103a and 103b mounted on the substrate 101 are covered with a sealing resin 105 such as an epoxy resin. When such a semiconductor device is mounted by reflow for the purpose of being incorporated into another device, for example, the solder 104 melts and flows out, thereby causing a short circuit between the electrodes (hereinafter also referred to as an interelectrode solder flash). For the purpose of suppression, it is necessary to fill the sealing resin 105 between the electronic components 103 a and 103 b and the substrate 101.

電子部品と基板との間に封止樹脂を充填する方法として、例えば、ディスペンサー(注入機)を用いて電子部品と基板との間に液状樹脂を浸入させる方法や、トランスファーモールド法を用いる方法等が挙げられる。また、電子部品と基板との間に効率良く樹脂を注入する方法として、例えば、基板に実装された電子部品の表面に離型フィルムを密着させたものを金型にセットし、この金型のキャビティ部に封止樹脂を加圧注入する方法等が提案されている(例えば、特許文献2参照。)。
特開2003−188200号公報 特開2001−223231号公報
As a method of filling the sealing resin between the electronic component and the substrate, for example, a method of infiltrating the liquid resin between the electronic component and the substrate using a dispenser (injector), a method of using a transfer mold method, etc. Is mentioned. Further, as a method for efficiently injecting resin between the electronic component and the substrate, for example, a mold in which a release film is adhered to the surface of the electronic component mounted on the substrate is set in the mold, A method of pressure-injecting a sealing resin into the cavity has been proposed (see, for example, Patent Document 2).
JP 2003-188200 A JP 2001-223231 A

しかし、電子部品と基板との間の距離は数十μm程度とかなり小さく、さらに基板上に実装される電子部品の数も多いことから、全ての電子部品と基板との間に封止樹脂を完全に充填することは難しい。このため、最適な材料選定および封止条件や工法を用いないと電子部品と基板との間に隙間が存在する確率も高くなる。また、充填された封止樹脂に気泡や隙間が存在する場合もある。ハンダは、リフロー時の加熱により溶融するだけでなく体積膨張するので、電子部品と基板との間に封止樹脂の隙間や気泡等のクローズドの(閉じられた)狭い空間が存在すると、溶融し膨張したハンダがその狭い空間内を伝わり、電極間ハンダフラッシュが発生しやすくなるという問題が生じる。また、電子部品と基板との間に封止樹脂が完全に充填されている場合であっても、電子部品又は基板と充填された封止樹脂との間に接着力の弱い部分が存在すると、体積膨張したハンダがその部分を押し割って、そこに生じた隙間にハンダが流れ出して電極間ハンダフラッシュが起こることがある。   However, since the distance between the electronic component and the substrate is as small as several tens of μm, and the number of electronic components mounted on the substrate is large, a sealing resin is placed between all the electronic components and the substrate. It is difficult to fill completely. For this reason, if the optimum material selection and sealing conditions and method are not used, the probability that a gap exists between the electronic component and the substrate is increased. Further, there may be a case where bubbles or gaps exist in the filled sealing resin. Solder not only melts due to heating during reflow, but also expands in volume, so if there is a closed (closed) narrow space such as a gap in the sealing resin or bubbles between the electronic component and the board, it melts. There is a problem that the expanded solder is transmitted through the narrow space, and inter-electrode solder flash is easily generated. In addition, even when the sealing resin is completely filled between the electronic component and the substrate, if there is a weak adhesive portion between the electronic component or the substrate and the filled sealing resin, The volume-expanded solder may smash the portion, and the solder may flow out into the gap formed there, causing inter-electrode solder flash.

本発明の半導体装置は、配線パターンが形成された基板の少なくとも一主面上に電子部品がハンダにて実装されており、前記電子部品が封止樹脂により被覆されている半導体装置であって、前記封止樹脂と前記電子部品との間に、前記基板上に前記電子部品が実装された電子部品搭載基板の表面凹凸形状に沿うような形状で、かつ前記電子部品に接する樹脂フィルム層が設けられていることを特徴としている。   The semiconductor device of the present invention is a semiconductor device in which an electronic component is mounted with solder on at least one main surface of a substrate on which a wiring pattern is formed, and the electronic component is covered with a sealing resin, A resin film layer is provided between the sealing resin and the electronic component so as to conform to the surface irregularity shape of the electronic component mounting substrate on which the electronic component is mounted on the substrate and in contact with the electronic component. It is characterized by being.

本発明の半導体装置の製造方法は、
(a)配線パターンが形成された基板の少なくとも一主面上に、少なくとも一つの電子部品をハンダにて実装して電子部品搭載基板を形成する工程と、
(b)前記電子部品搭載基板上に樹脂フィルムを載置し、所定の圧力を有する流体を用いて、前記樹脂フィルムに対し前記電子部品搭載基板と反対側から圧力を加えて前記樹脂フィルムを前記電子部品搭載基板の表面凹凸形状に沿わせ、前記樹脂フィルムを硬化させて樹脂フィルム層を形成する工程と、
(c)前記樹脂フィルム層上に、前記電子部品を封止する封止樹脂を形成する工程と、
を含むことを特徴としている。
A method for manufacturing a semiconductor device of the present invention includes:
(A) forming at least one electronic component on at least one main surface of the substrate on which the wiring pattern is formed by soldering to form an electronic component mounting substrate;
(B) A resin film is placed on the electronic component mounting substrate, and using a fluid having a predetermined pressure, pressure is applied to the resin film from the side opposite to the electronic component mounting substrate to thereby remove the resin film. Along the uneven surface shape of the electronic component mounting substrate, the resin film is cured to form a resin film layer,
(C) forming a sealing resin for sealing the electronic component on the resin film layer;
It is characterized by including.

本発明の半導体装置及び半導体装置の製造方法によれば、例えば他の装置へ搭載するためにリフロー実装が行われる場合であっても、電極間ハンダフラッシュが発生しにくい半導体装置を提供できる。   According to the semiconductor device and the method for manufacturing the semiconductor device of the present invention, it is possible to provide a semiconductor device in which inter-electrode solder flash is unlikely to occur even when reflow mounting is performed for mounting on another device, for example.

基板に電子部品が実装された状態のものを電子部品搭載基板という場合、本発明の半導体装置には、その電子部品搭載基板の表面凹凸形状に沿うように、電子部品に接して樹脂フィルム層が設けられており、その上に封止樹脂層が設けられている。従って、封止樹脂層形成時に、樹脂フィルム層が、電子部品と基板との間への封止樹脂の浸入を阻止するので、電子部品と基板との間には封止樹脂が浸入せず隙間ができる。これにより、リフロー実装時に再溶融して体積が膨張したハンダが、電子部品と基板との間に充填された封止樹脂中に残存する隙間やボイドに流れたり、あるいは封止樹脂と電子部品又は基板との間の接着力が弱い部分を押し割って流れたりすることを抑制できる。それゆえ、電極間ハンダフラッシュの発生を抑えることが可能となる。また、このような構成によれば、例えば、電子部品として、基板との間に樹脂を充填すると特性が出なくなるような部品(例えば、SAW(Surface Acoustic Wave)フィルター等)が実装されている場合においても、電子部品と基板との間への封止樹脂の侵入を抑制できるので、不良品の発生を防ぐことができる。   When the electronic component mounted substrate is a substrate mounted with an electronic component, the semiconductor device of the present invention has a resin film layer in contact with the electronic component so as to follow the surface uneven shape of the electronic component mounted substrate. The sealing resin layer is provided thereon. Accordingly, when the sealing resin layer is formed, the resin film layer prevents the sealing resin from entering between the electronic component and the substrate, so that the sealing resin does not enter between the electronic component and the substrate. Can do. As a result, the solder whose volume is expanded by remelting during reflow mounting flows into the gaps or voids remaining in the sealing resin filled between the electronic component and the substrate, or the sealing resin and the electronic component or It is possible to suppress a portion of the adhesive force with the substrate being weak and flowing. Therefore, it is possible to suppress the occurrence of inter-electrode solder flash. In addition, according to such a configuration, for example, a component (for example, a SAW (Surface Acoustic Wave) filter, etc.) whose characteristics do not appear when a resin is filled between the substrates is mounted as an electronic component. However, since the sealing resin can be prevented from entering between the electronic component and the substrate, the occurrence of defective products can be prevented.

樹脂フィルム層は、熱硬化型樹脂又は紫外線硬化型樹脂にて形成することができる。熱硬化型樹脂は、被接着物との接着強度が高く、引張強度および耐熱特性とも良好であるという理由から好適に使用できる。一方、紫外線硬化型樹脂は、短時間で硬化させることができるので作業性が良く、また、低温での硬化が可能であるという理由から好適に使用できる。   The resin film layer can be formed of a thermosetting resin or an ultraviolet curable resin. The thermosetting resin can be suitably used because it has high adhesive strength with the adherend and has good tensile strength and heat resistance. On the other hand, an ultraviolet curable resin can be suitably used because it can be cured in a short time, has good workability, and can be cured at a low temperature.

樹脂フィルム層を熱硬化型樹脂を用いて形成する場合、樹脂フィルム層は、エポキシ樹脂及びポリイミド樹脂から選ばれる少なくとも一つの樹脂を含む材料にて形成できる。   When the resin film layer is formed using a thermosetting resin, the resin film layer can be formed of a material containing at least one resin selected from an epoxy resin and a polyimide resin.

前記樹脂フィルム層の厚みは、10μm以上100μm以下であることが好ましく、15μm以上50μm以下であることがより好ましい。樹脂フィルム層を電子部品搭載基板の表面の凹凸形状に沿わせる際に所定の圧力を加えるため、フィルムが薄いと破れやすくなり、フィルムが厚いと細かな凹凸に追従しにくくなるからである。   The thickness of the resin film layer is preferably 10 μm or more and 100 μm or less, and more preferably 15 μm or more and 50 μm or less. This is because a predetermined pressure is applied when aligning the resin film layer with the concavo-convex shape of the surface of the electronic component mounting substrate.

また、基板の両主面に電子部品がハンダにて実装されている場合は、樹脂フィルム層が基板の両主面上に設けられることが好ましい。   Moreover, when the electronic component is mounted on both main surfaces of the substrate by soldering, it is preferable that the resin film layer is provided on both main surfaces of the substrate.

本発明の半導体装置の製造方法では、所定の圧力を有する流体を用いて、樹脂フィルム層を、電子部品搭載基板の表面凹凸形状に沿わせている。これにより、上記した本発明の半導体装置を容易に作製できる。ここで用いる流体の所定の圧力は、使用する樹脂フィルムの強度等にもよるため特には限定されないが、効率よく電子部品搭載基板の表面凹凸形状に沿う形状とするためには、0.5MPa以上10MPa以下であることが好ましく、1.0MPa以上3.0MPa以下であることがより好ましい。また、用いる流体は液体でも気体でもよく、例えば水、シリコンオイル、フッ素系不活性液体等が使用可能である。   In the method for manufacturing a semiconductor device of the present invention, the resin film layer is made to conform to the uneven surface shape of the electronic component mounting substrate using a fluid having a predetermined pressure. Thereby, the above-described semiconductor device of the present invention can be easily manufactured. The predetermined pressure of the fluid used here is not particularly limited because it depends on the strength of the resin film to be used, etc., but in order to efficiently make the shape along the surface uneven shape of the electronic component mounting substrate, 0.5 MPa or more It is preferably 10 MPa or less, and more preferably 1.0 MPa or more and 3.0 MPa or less. The fluid to be used may be liquid or gas. For example, water, silicon oil, fluorine-based inert liquid, or the like can be used.

また、樹脂フィルムが熱硬化型樹脂を含む材料にて形成されている場合、樹脂フィルムを基板及び電子部品に貼り合せる工程において用いられる流体は熱媒体であることが好ましい。樹脂フィルムを加圧して電子部品搭載基板の凹凸表面に沿わせる形状を形成しながら硬化させることができるので、別途熱処理を行う必要がなく工程数を減らすことができるからである。熱媒体としては、例えば水、シリコンオイル及びフッ素系不活性液体から選ばれる少なくとも一つを使用できる。また、使用する樹脂フィルムの熱硬化温度にもよるため特には限定されないが、熱媒体の温度は60℃〜200℃が好ましく、100℃〜150℃がより好ましい。熱硬化性樹脂の硬化にはガラス転移点(約100℃)以上の温度で硬化した方が硬化特性が良くなるため、100℃以上とすることが好ましい。また、ハンダ材料を高温で長時間さらすと、脆化が進み、接続抵抗値の増加や接続強度の低下が発生する。従って、ハンダ材料の変質を防ぐために、熱媒体の温度は150℃以下であることが好ましい。   Moreover, when the resin film is formed with the material containing a thermosetting resin, it is preferable that the fluid used in the process of bonding a resin film to a board | substrate and an electronic component is a heat medium. This is because the resin film can be cured while being pressed to form a shape along the uneven surface of the electronic component mounting substrate, so that it is not necessary to perform a separate heat treatment and the number of steps can be reduced. As the heat medium, for example, at least one selected from water, silicone oil, and fluorine-based inert liquid can be used. Moreover, since it depends on the thermosetting temperature of the resin film to be used, it is not particularly limited, but the temperature of the heat medium is preferably 60 ° C to 200 ° C, more preferably 100 ° C to 150 ° C. The thermosetting resin is preferably cured at a temperature of 100 ° C. or higher because curing properties are improved when cured at a temperature of the glass transition point (about 100 ° C.) or higher. Further, when the solder material is exposed to a high temperature for a long time, embrittlement progresses, resulting in an increase in connection resistance value and a decrease in connection strength. Therefore, the temperature of the heat medium is preferably 150 ° C. or lower in order to prevent the solder material from being altered.

以下、本発明の実施形態について、図面を参照しながら具体的に説明する。   Embodiments of the present invention will be specifically described below with reference to the drawings.

図1は、本発明の半導体装置の一実施形態を示す断面図である。図1に示すように、本実施の形態の半導体装置には、所定の配線パターン(図示せず)が形成された基板1上に、電子部品として半導体素子3a及びチップ型受動部品3bが搭載されている。配線パターンには所定の位置に配置された電子部品実装用のランド電極2が含まれており、電子部品3a,3bは、ハンダ4を用いてランド電極2に電気的に接続されている。さらに、このように電子部品3a,3bが実装された基板1(電子部品搭載基板)の表面凹凸形状に沿うように、樹脂フィルム層5が設けられている。樹脂フィルム層5は、電子部品3a,3bに接して設けられており、電子部品3a,3bの表面を被覆している。樹脂フィルム層5にて表面が覆われた電子部品3a,3bは、さらに封止樹脂6により全体が被覆されている。   FIG. 1 is a cross-sectional view showing an embodiment of a semiconductor device of the present invention. As shown in FIG. 1, in the semiconductor device of the present embodiment, a semiconductor element 3a and a chip-type passive component 3b are mounted as electronic components on a substrate 1 on which a predetermined wiring pattern (not shown) is formed. ing. The wiring pattern includes a land electrode 2 for mounting an electronic component arranged at a predetermined position, and the electronic components 3 a and 3 b are electrically connected to the land electrode 2 using solder 4. Furthermore, the resin film layer 5 is provided so as to follow the surface unevenness shape of the substrate 1 (electronic component mounting substrate) on which the electronic components 3a and 3b are mounted in this manner. The resin film layer 5 is provided in contact with the electronic components 3a and 3b and covers the surfaces of the electronic components 3a and 3b. The electronic parts 3 a and 3 b whose surfaces are covered with the resin film layer 5 are further covered with a sealing resin 6.

樹脂フィルム層5はフィルムを用いて形成されている。このため、電子部品3a,3bの表面を覆うように設けられるが、電子部品3a,3bと基板1との間に入り込むことはほとんどない。さらに、この樹脂フィルム層5は、封止樹脂6を形成する際にこの封止樹脂6が電子部品3a,3bと基板1との間に浸入することを防ぐので、電子部品3a,3bと基板1との間は樹脂によって埋まらず、空隙が存在する。このように、電子部品3a,3bと基板1との間に樹脂が充填されないので、リフロー実装時の熱処理工程においてハンダが再溶融して体積膨張が起こっても、充填された樹脂の隙間等の閉じられた狭い空間内をハンダ4が伝わることもない。このように、電子部品3a,3bと基板1との間に樹脂を充填しない構成とすることで、ハンダ4が再溶融した場合であっても電極間ハンダフラッシュが発生しにくくなる。   The resin film layer 5 is formed using a film. For this reason, it is provided so as to cover the surfaces of the electronic components 3 a and 3 b, but hardly enters between the electronic components 3 a and 3 b and the substrate 1. Further, the resin film layer 5 prevents the sealing resin 6 from entering between the electronic components 3a, 3b and the substrate 1 when forming the sealing resin 6, so that the electronic components 3a, 3b and the substrate Between 1 and not filled with resin, there is a void. As described above, since the resin is not filled between the electronic components 3a and 3b and the substrate 1, even if the solder is remelted and the volume expansion occurs in the heat treatment process at the time of reflow mounting, the gap of the filled resin, etc. The solder 4 is not transmitted through the closed narrow space. Thus, by adopting a configuration in which the resin is not filled between the electronic components 3a and 3b and the substrate 1, even when the solder 4 is remelted, inter-electrode solder flash is less likely to occur.

樹脂フィルム層5を電子部品搭載基板の表面凹凸形状に沿わせるためには、樹脂フィルム層5が伸縮性を有することが好ましい。そこで、樹脂フィルム層5は、JIS K7127に規定された試験法での引張破断伸び[%]が常温で120%以上であることが好ましい。このように伸縮性を有する樹脂フィルムを用いることにより、容易に電子部品搭載基板の表面凹凸形状に沿わせることができ、かつ電子部品3a,3bの表面に密着させることができる。   In order for the resin film layer 5 to conform to the surface irregularity shape of the electronic component mounting substrate, the resin film layer 5 preferably has elasticity. Therefore, the resin film layer 5 preferably has a tensile elongation at break [%] of 120% or more at room temperature according to the test method defined in JIS K7127. By using a stretchable resin film in this way, it is possible to easily conform to the surface irregularity shape of the electronic component mounting substrate and to adhere to the surfaces of the electronic components 3a and 3b.

また、樹脂フィルム層5は、高い接着力を有していることが好ましい。電子部品3a,3bと樹脂フィルム層5との間の接着力が弱いと、リフロー実装時に溶融したハンダが電子部品3a,3bと樹脂フィルム層5との間を流れて電極間ハンダフラッシュが生じる可能性もあるため、これを確実に防ぐために電子部品3a,3bの表面と樹脂フィルム層5との接着力が高いことが好ましい。従って、樹脂フィルム層5は、接着面に対して90°方向に引き剥がす引き剥がし接着力で、20N/20mm幅以上であることが好ましい。   Moreover, it is preferable that the resin film layer 5 has a high adhesive force. If the adhesive force between the electronic components 3a, 3b and the resin film layer 5 is weak, solder melted during reflow mounting may flow between the electronic components 3a, 3b and the resin film layer 5 to cause inter-electrode solder flash. Therefore, it is preferable that the adhesive force between the surface of the electronic component 3a, 3b and the resin film layer 5 is high in order to reliably prevent this. Therefore, it is preferable that the resin film layer 5 has a width of 20 N / 20 mm or more by a peeling adhesive force that peels in a 90 ° direction with respect to the bonding surface.

また、後述するが、樹脂フィルム層5を基板1の表面凹凸形状に沿わせるために圧力を加えるので、樹脂フィルム層5は、加圧しても破損しない程度の強度を有することが好ましい。従って、樹脂フィルム層5は、JIS K7127に規定された試験法での引張破断強度[MPa]が200MPa以上でであることが好ましい。   Moreover, although mentioned later, since a pressure is applied in order to make the resin film layer 5 follow the surface uneven | corrugated shape of the board | substrate 1, it is preferable that the resin film layer 5 has the intensity | strength which is not damaged even if it pressurizes. Therefore, the resin film layer 5 preferably has a tensile strength at break [MPa] of 200 MPa or more according to a test method defined in JIS K7127.

本実施の形態において、樹脂フィルム層5には上記のような特性を有する熱硬化型樹脂又は紫外線硬化型樹脂が用いられる。基板1はセラミックや樹脂等の絶縁性材料にて形成されており、少なくとも一主面に配線パターンが形成されている。なお、基板1は、配線パターンが基板1の内部にも設けられた多層配線構造を有していてもよい。チップ型受動部品3bには、チップ抵抗、チップコンデンサ及びチップインダクタ等が含まれる。封止樹脂6には、例えばエポキシ樹脂等の熱硬化型樹脂等を用いることができる。   In the present embodiment, a thermosetting resin or an ultraviolet curable resin having the above characteristics is used for the resin film layer 5. The substrate 1 is made of an insulating material such as ceramic or resin, and a wiring pattern is formed on at least one main surface. The substrate 1 may have a multilayer wiring structure in which a wiring pattern is also provided inside the substrate 1. The chip-type passive component 3b includes a chip resistor, a chip capacitor, a chip inductor, and the like. For the sealing resin 6, for example, a thermosetting resin such as an epoxy resin can be used.

次に、図1に示した本実施の形態の半導体装置を製造する方法について、図2A〜図2F及び図3A〜図3Dを参照しながら説明する。   Next, a method for manufacturing the semiconductor device of the present embodiment shown in FIG. 1 will be described with reference to FIGS. 2A to 2F and FIGS. 3A to 3D.

まず、図2A〜図2Fを用いて、樹脂フィルム層5を電子部品搭載基板に貼りあわせる工程について説明する。なお、ここでは、樹脂フィルム層5を紫外線硬化型樹脂にて形成した場合の貼り合わせ工程例について説明する。   First, the process of bonding the resin film layer 5 to the electronic component mounting substrate will be described with reference to FIGS. 2A to 2F. Here, an example of a bonding process when the resin film layer 5 is formed of an ultraviolet curable resin will be described.

配線パターンが設けられた基板1上に電子部品3a,3bがハンダ実装されている状態のもの(電子部品搭載基板20)を形成する(図2A参照。)。   The electronic component 3a, 3b in a state where the electronic components 3a, 3b are solder mounted is formed on the substrate 1 provided with the wiring pattern (see FIG. 2A).

次に、電子部品搭載基板20上に樹脂フィルム層5となる樹脂フィルムを載置し、この状態のものを樹脂フィルム貼り付け用下型11と樹脂フィルム貼り付け用上型12との間に配置する(図2B参照。)。樹脂フィルム貼り付け用下型11には、排水バルブ13が設けられている。また、樹脂フィルム貼り付け用上型12には、樹脂フィルム層5に紫外線を照射するための紫外線ランプ15と、樹脂フィルム層5に対向して設けられた強化ガラス14と、後の工程において樹脂フィルム層5に圧力を加えるための流体を注入する流体注入部16とが設けられている。すなわち、紫外線ランプ15から発せられた紫外線は、強化ガラス14を介して樹脂フィルム層5に照射されることになる。   Next, a resin film to be the resin film layer 5 is placed on the electronic component mounting substrate 20, and this state is placed between the lower mold 11 for attaching the resin film and the upper mold 12 for attaching the resin film. (See FIG. 2B.) A drain valve 13 is provided on the lower mold 11 for attaching the resin film. The upper mold 12 for attaching the resin film includes an ultraviolet lamp 15 for irradiating the resin film layer 5 with ultraviolet rays, a tempered glass 14 provided to face the resin film layer 5, and a resin in a later step. A fluid injection part 16 for injecting a fluid for applying pressure to the film layer 5 is provided. That is, the ultraviolet rays emitted from the ultraviolet lamp 15 are applied to the resin film layer 5 through the tempered glass 14.

次に、樹脂フィルム貼り付け用下型11と樹脂フィルム貼り付け用上型12とを接合させて、これら金型のキャビティ18内部の空気を真空ポンプ17にて減圧する(図2C参照。)。このようにキャビティ18内部を減圧することにより、樹脂フィルム層5と電子部品3a,3b及び基板1との間に気泡が混入しにくくなるため、樹脂フィルム層5と電子部品3a,3b及び基板1との密着性がより良好となる。   Next, the lower mold 11 for adhering the resin film and the upper mold 12 for adhering the resin film are joined, and the air inside the cavity 18 of these molds is decompressed by the vacuum pump 17 (see FIG. 2C). By reducing the pressure inside the cavity 18 in this manner, air bubbles are less likely to be mixed between the resin film layer 5, the electronic components 3a, 3b, and the substrate 1, and therefore the resin film layer 5, the electronic components 3a, 3b, and the substrate 1 are not mixed. Adhesiveness with is improved.

次に、流体注入部16から所定の圧力(ここでは1.0MPa〜3.0MPa)を有する水を注入し、樹脂フィルム層5に対して基板1に対向する面と反対の面から圧力を加える(図2D参照。)。このように樹脂フィルム層5に流体圧力を加えることにより、電子部品搭載基板20の表面凹凸形状に沿った形状の樹脂フィルム層5が形成される。なお、ここでは加圧する際に用いる流体として水を用いたが、当然他の流体を用いることもできる。   Next, water having a predetermined pressure (here, 1.0 MPa to 3.0 MPa) is injected from the fluid injection portion 16, and pressure is applied to the resin film layer 5 from a surface opposite to the surface facing the substrate 1. (See FIG. 2D.) By applying fluid pressure to the resin film layer 5 in this manner, the resin film layer 5 having a shape along the surface irregularity shape of the electronic component mounting substrate 20 is formed. Here, water is used as the fluid used for pressurization, but other fluids can naturally be used.

次に、紫外線ランプ15により樹脂フィルム層5に紫外線を照射して、樹脂フィルム層5をこの形状で硬化させる(図2E参照。)。その後、排水バルブ13からキャビティ18内部の水を排出する。   Next, the ultraviolet ray lamp 15 irradiates the resin film layer 5 with ultraviolet rays to cure the resin film layer 5 in this shape (see FIG. 2E). Thereafter, the water inside the cavity 18 is discharged from the drain valve 13.

以上の工程の後、樹脂フィルム層が貼り合わせられた樹脂フィルム層付き電子部品搭載基板19を金型から取り出す(図2F参照。)。   After the above steps, the resin film layer-attached electronic component mounting board 19 to which the resin film layer is bonded is taken out of the mold (see FIG. 2F).

以上の方法により、樹脂フィルム層5を電子部品搭載基板20に貼り合わせることができる。なお、ここでは樹脂フィルム層5が紫外線硬化型樹脂にて形成されている例を説明したが、熱硬化型樹脂にて形成されている場合は、流体に熱媒体を用い、加圧する工程と樹脂フィルムに熱を加える工程とを並行して行うことが好ましい。   The resin film layer 5 can be bonded to the electronic component mounting substrate 20 by the above method. Here, an example in which the resin film layer 5 is formed of an ultraviolet curable resin has been described. However, in the case where the resin film layer 5 is formed of a thermosetting resin, a process of applying pressure using a heat medium as a fluid and the resin It is preferable to perform in parallel with the process of applying heat to the film.

次に、図3A〜図3Dを用い、トランスファーモールド法を用いて封止樹脂6を形成する例を説明する。   Next, an example in which the sealing resin 6 is formed using the transfer molding method will be described with reference to FIGS. 3A to 3D.

樹脂フィルム層付き電子部品搭載基板19を、樹脂封止用下型21と樹脂封止用上型22との間に配置する(図3A参照。)。樹脂封止用下型21には封止樹脂注入機23と、封止樹脂を収容する封止樹脂収容部24とが設けられている。また、樹脂封止用上型22には、樹脂封止用下型21と接合した際に封止樹脂26の注入路を形成するための封止樹脂注入路形成部25が設けられている。   The electronic component mounting substrate 19 with the resin film layer is disposed between the lower mold 21 for resin sealing and the upper mold 22 for resin sealing (see FIG. 3A). The lower mold 21 for resin sealing is provided with a sealing resin injector 23 and a sealing resin container 24 that stores the sealing resin. The upper mold 22 for resin sealing is provided with a sealing resin injection path forming portion 25 for forming an injection path for the sealing resin 26 when bonded to the lower mold 21 for resin sealing.

次に、樹脂封止用下型21と樹脂封止用上型22とを接合し、封止樹脂注入機23を用いて封止樹脂収容部24内に収容された封止樹脂26を樹脂封止用下型21と樹脂封止用上型22とにより形成されるキャビティ内に注入する(図3B参照。)。ここでは、封止樹脂26として熱硬化型樹脂を用いており、注入後に加熱処理を行って封止樹脂26を硬化させる。   Next, the lower mold 21 for resin sealing and the upper mold 22 for resin sealing are joined, and the sealing resin 26 accommodated in the sealing resin container 24 is sealed with the sealing resin injector 23 using the sealing resin injector 23. It inject | pours in the cavity formed by the lower mold | type 21 for a stop, and the upper mold | type 22 for resin sealing (refer FIG. 3B). Here, a thermosetting resin is used as the sealing resin 26, and the sealing resin 26 is cured by performing a heat treatment after the injection.

次に、樹脂フィルム層付き電子部品搭載基板19上に封止樹脂6が形成されたものを離型し(図3C参照。)、ダイシング等により個片に分割する(図3D参照。)。   Next, the one in which the sealing resin 6 is formed on the electronic component mounting substrate 19 with the resin film layer is released (see FIG. 3C) and divided into individual pieces by dicing or the like (see FIG. 3D).

以上の工程により、封止樹脂16が形成されて、本実施の形態における半導体装置が得られる。   Through the above steps, the sealing resin 16 is formed, and the semiconductor device in the present embodiment is obtained.

なお、樹脂フィルム層付き電子部品搭載基板19上に液状エポキシによる印刷法で封止しても、同様の半導体装置が得られる。   Note that a similar semiconductor device can be obtained by sealing the resin film layer-equipped electronic component mounting substrate 19 by a liquid epoxy printing method.

本発明の半導体装置及びその製造方法は、基板にハンダで実装されており、例えば他の装置に搭載される際に高温で熱処理が行われる半導体装置に適用できる。   The semiconductor device and the manufacturing method thereof according to the present invention are mounted on a substrate with solder, and can be applied to a semiconductor device in which heat treatment is performed at a high temperature when mounted on another device, for example.

本発明の半導体装置の一実施形態を示す断面図である。It is sectional drawing which shows one Embodiment of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、樹脂フィルムを貼り合わせる方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of bonding a resin film in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、樹脂フィルムを貼り合わせる方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of bonding a resin film in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、樹脂フィルムを貼り合わせる方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of bonding a resin film in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、樹脂フィルムを貼り合わせる方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of bonding a resin film in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、樹脂フィルムを貼り合わせる方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of bonding a resin film in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、樹脂フィルムを貼り合わせる方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of bonding a resin film in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、封止樹脂を形成する方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of forming sealing resin in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、封止樹脂を形成する方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of forming sealing resin in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、封止樹脂を形成する方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of forming sealing resin in an example of the manufacturing method of the semiconductor device of this invention. 本発明の半導体装置の製造方法の一例において、封止樹脂を形成する方法の一工程を示す断面図である。It is sectional drawing which shows 1 process of the method of forming sealing resin in an example of the manufacturing method of the semiconductor device of this invention. 従来の半導体装置の一例を示す断面図である。It is sectional drawing which shows an example of the conventional semiconductor device.

符号の説明Explanation of symbols

1 基板
2 ランド電極
3a 半導体素子(電子部品)
3b チップ型受動部品(電子部品)
4 ハンダ
5 樹脂フィルム層
6 封止樹脂
11 樹脂フィルム貼り付け用下型
12 樹脂フィルム貼り付け用上型
13 排水バルブ
14 強化ガラス
15 紫外線ランプ
16 流体注入部
17 真空ポンプ
18 キャビティ
19 樹脂フィルム層付き電子部品搭載基板
20 電子部品搭載基板
21 樹脂封止用下型
22 樹脂封止用上型
23 封止樹脂注入機
24 封止樹脂収容部
25 封止樹脂注入路形成部
26 封止樹脂
1 Substrate 2 Land electrode 3a Semiconductor element (electronic component)
3b Chip-type passive components (electronic components)
4 Solder 5 Resin film layer 6 Sealing resin 11 Lower mold for pasting resin film 12 Upper mold for pasting resin film 13 Drain valve 14 Tempered glass 15 Ultraviolet lamp 16 Fluid injection part 17 Vacuum pump 18 Cavity 19 Electron with resin film layer Component mounting board 20 Electronic component mounting board 21 Lower mold for resin sealing 22 Upper mold for resin sealing 23 Sealing resin injection machine 24 Sealing resin container 25 Sealing resin injection path forming section 26 Sealing resin

Claims (10)

配線パターンが形成された基板の少なくとも一主面上に電子部品がハンダにて実装されており、前記電子部品が封止樹脂により被覆されている半導体装置であって、
前記封止樹脂と前記電子部品との間に、前記基板上に前記電子部品が実装された電子部品搭載基板の表面凹凸形状に沿うような形状で、かつ前記電子部品に接する樹脂フィルム層が設けられていることを特徴とする半導体装置。
An electronic component is mounted by solder on at least one main surface of a substrate on which a wiring pattern is formed, and the electronic component is covered with a sealing resin,
A resin film layer is provided between the sealing resin and the electronic component so as to conform to the surface irregularity shape of the electronic component mounting substrate on which the electronic component is mounted on the substrate and in contact with the electronic component. A semiconductor device characterized in that the semiconductor device is provided.
前記樹脂フィルム層が、熱硬化型樹脂又は紫外線硬化型樹脂を含む材料にて形成された請求項1に記載の半導体装置。   The semiconductor device according to claim 1, wherein the resin film layer is formed of a material containing a thermosetting resin or an ultraviolet curable resin. 前記樹脂フィルム層が、エポキシ樹脂及びポリイミド樹脂から選ばれる少なくとも一つの樹脂を含む材料にて形成された請求項2に記載の半導体装置。   The semiconductor device according to claim 2, wherein the resin film layer is formed of a material containing at least one resin selected from an epoxy resin and a polyimide resin. 前記樹脂フィルム層の厚みは、10μm以上100μm以下である請求項1に記載の半導体装置。   The semiconductor device according to claim 1, wherein a thickness of the resin film layer is 10 μm or more and 100 μm or less. 前記基板の両主面上に電子部品がハンダにて実装されており、前記樹脂フィルム層が前記基板の両主面上に設けられている請求項1に記載の半導体装置。   The semiconductor device according to claim 1, wherein electronic parts are mounted on both main surfaces of the substrate by soldering, and the resin film layer is provided on both main surfaces of the substrate. (a)配線パターンが形成された基板の少なくとも一主面上に、少なくとも一つの電子部品をハンダにて実装して電子部品搭載基板を形成する工程と、
(b)前記電子部品搭載基板上に樹脂フィルムを載置し、所定の圧力を有する流体を用いて、前記樹脂フィルムに対し前記電子部品搭載基板と反対側から圧力を加えて前記樹脂フィルムを前記電子部品搭載基板の表面凹凸形状に沿わせ、前記樹脂フィルムを硬化させて樹脂フィルム層を形成する工程と、
(c)前記樹脂フィルム層上に、前記電子部品を封止する封止樹脂を形成する工程と、
を含むことを特徴とする半導体装置の製造方法。
(A) forming at least one electronic component on at least one main surface of the substrate on which the wiring pattern is formed by soldering to form an electronic component mounting substrate;
(B) A resin film is placed on the electronic component mounting substrate, and using a fluid having a predetermined pressure, pressure is applied to the resin film from the side opposite to the electronic component mounting substrate to thereby remove the resin film. Along the uneven surface shape of the electronic component mounting substrate, the resin film is cured to form a resin film layer,
(C) forming a sealing resin for sealing the electronic component on the resin film layer;
A method for manufacturing a semiconductor device, comprising:
前記(b)の工程において用いられる流体の圧力が0.5MPa以上10MPa以下である請求項6に記載の半導体装置の製造方法。   The method for manufacturing a semiconductor device according to claim 6, wherein the pressure of the fluid used in the step (b) is 0.5 MPa or more and 10 MPa or less. 前記樹脂フィルム層が熱硬化型樹脂を含む材料にて形成されており、前記(b)の工程において用いられる流体が熱媒体である請求項6に記載の半導体装置の製造方法。   The method for manufacturing a semiconductor device according to claim 6, wherein the resin film layer is formed of a material containing a thermosetting resin, and the fluid used in the step (b) is a heat medium. 前記熱媒体が、水、シリコンオイル及びフッ素系不活性液体から選ばれる少なくとも一つである請求項8に記載の半導体装置の製造方法。   The method for manufacturing a semiconductor device according to claim 8, wherein the heat medium is at least one selected from water, silicon oil, and a fluorine-based inert liquid. 前記熱媒体の温度が60℃以上200℃以下である請求項8に記載の半導体装置の製造方法。   The method of manufacturing a semiconductor device according to claim 8, wherein the temperature of the heat medium is 60 ° C. or higher and 200 ° C. or lower.
JP2004113398A 2004-04-07 2004-04-07 Semiconductor device and its manufacturing method Withdrawn JP2005302835A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004113398A JP2005302835A (en) 2004-04-07 2004-04-07 Semiconductor device and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004113398A JP2005302835A (en) 2004-04-07 2004-04-07 Semiconductor device and its manufacturing method

Publications (1)

Publication Number Publication Date
JP2005302835A true JP2005302835A (en) 2005-10-27

Family

ID=35334002

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004113398A Withdrawn JP2005302835A (en) 2004-04-07 2004-04-07 Semiconductor device and its manufacturing method

Country Status (1)

Country Link
JP (1) JP2005302835A (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006303128A (en) * 2005-04-20 2006-11-02 Nec Engineering Ltd Manufacturing method of hollow semiconductor package
JP2009166415A (en) * 2008-01-18 2009-07-30 Sumitomo Heavy Ind Ltd Resin for compression molding, resin sealing apparatus and resin sealing method
JP2013110244A (en) * 2011-11-21 2013-06-06 Lintec Corp Sheet sticking device and sticking method
WO2016006392A1 (en) * 2014-07-09 2016-01-14 株式会社村田製作所 Electronic component-embedded module
JP2016018928A (en) * 2014-07-09 2016-02-01 株式会社村田製作所 Electronic component-embedded module
JP2016127091A (en) * 2014-12-26 2016-07-11 積水化学工業株式会社 Mold releasing film for semiconductor mold
US9704770B2 (en) 2014-05-14 2017-07-11 Murata Manufacturing Co., Ltd. Electronic component module
JP2019050420A (en) * 2018-12-04 2019-03-28 積水化学工業株式会社 Mold releasing film for semiconductor mold

Cited By (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006303128A (en) * 2005-04-20 2006-11-02 Nec Engineering Ltd Manufacturing method of hollow semiconductor package
JP4502870B2 (en) * 2005-04-20 2010-07-14 Necエンジニアリング株式会社 Method for manufacturing hollow semiconductor package
JP2009166415A (en) * 2008-01-18 2009-07-30 Sumitomo Heavy Ind Ltd Resin for compression molding, resin sealing apparatus and resin sealing method
JP2013110244A (en) * 2011-11-21 2013-06-06 Lintec Corp Sheet sticking device and sticking method
US9704770B2 (en) 2014-05-14 2017-07-11 Murata Manufacturing Co., Ltd. Electronic component module
WO2016006392A1 (en) * 2014-07-09 2016-01-14 株式会社村田製作所 Electronic component-embedded module
JP2016018928A (en) * 2014-07-09 2016-02-01 株式会社村田製作所 Electronic component-embedded module
US10707403B2 (en) 2014-07-09 2020-07-07 Murata Manufacturing Co., Ltd. Electronic component-containing module
JP2016127091A (en) * 2014-12-26 2016-07-11 積水化学工業株式会社 Mold releasing film for semiconductor mold
JP2019050420A (en) * 2018-12-04 2019-03-28 積水化学工業株式会社 Mold releasing film for semiconductor mold

Similar Documents

Publication Publication Date Title
KR102287698B1 (en) Semiconductor device and method of manufacturing the same
JP2010165940A (en) Resin sealing method of semiconductor device
JP2008288489A (en) Process for producing built-in chip substrate
JP2005302835A (en) Semiconductor device and its manufacturing method
JP2005039177A (en) Surface mounting semiconductor electronic part and its manufacturing method
TW200832724A (en) Semiconductor package with encapsulant delamination-reducing structure and method of making the package
JP2010050323A (en) Electronic device, and method of manufacturing the same
JP2008192725A (en) Semiconductor device, and method and apparatus for manufacturing the same
JP2009044082A (en) Surface-mount light-emitting device
JP2003158154A (en) Electronic component mounting method
JP2007294767A (en) Method for manufacturing semiconductor device
JP2005101507A (en) Method of manufacturing electronic component package and method of manufacturing electrooptic device
JP4830861B2 (en) Manufacturing method of bonded structure
KR100893487B1 (en) Light emitting display device and method of manufacturing the same
JP2006286797A (en) Mounting method
JP2004289083A (en) Substrate for mounting electronic component and method of mounting electronic component
JP2010141158A (en) Electronic device
JP5286948B2 (en) Substrate and electronic device manufacturing method
JP2008270676A (en) Semiconductor device and its manufacturing method
JP2007123789A (en) Electronic component mounting structure of electronic module
JP2010157631A (en) Forming method of sealing resin portion of electronic device and electronic device body obtained by the forming method
JPH03177034A (en) Connection of electronic component
JP2008244459A (en) Circuit board including built-in component and method for manufacturing same
JP2008277594A (en) Semiconductor device, manufacturing method thereof, and lead frame used for the manufacturing method
JP2006269699A (en) Semiconductor device and manufacturing method thereof

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20070703