JP2005268510A - Manufacturing method of soi substrate - Google Patents

Manufacturing method of soi substrate Download PDF

Info

Publication number
JP2005268510A
JP2005268510A JP2004078401A JP2004078401A JP2005268510A JP 2005268510 A JP2005268510 A JP 2005268510A JP 2004078401 A JP2004078401 A JP 2004078401A JP 2004078401 A JP2004078401 A JP 2004078401A JP 2005268510 A JP2005268510 A JP 2005268510A
Authority
JP
Japan
Prior art keywords
heat treatment
manufacturing
semiconductor substrate
soi
substrate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2004078401A
Other languages
Japanese (ja)
Inventor
Tsutomu Sasaki
勉 佐々木
Atsuki Matsumura
篤樹 松村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Siltronic Japan Corp
Original Assignee
Siltronic Japan Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Siltronic Japan Corp filed Critical Siltronic Japan Corp
Priority to JP2004078401A priority Critical patent/JP2005268510A/en
Publication of JP2005268510A publication Critical patent/JP2005268510A/en
Withdrawn legal-status Critical Current

Links

Images

Abstract

<P>PROBLEM TO BE SOLVED: To provide a method of industrially manufacturing a sound partial SOI structure including non-stepped portion between the SOI region and non-SOI region with the SIMOX method. <P>SOLUTION: The manufacturing method of SOI substrate comprises steps of: forming a protection film to form a mask for ion implantation on the surface of a semiconductor substrate formed of silicon single crystal; forming an aperture to the protection film to form the mask having the predetermined pattern; implanting the oxygen ion from the surface of the semiconductor substrate; and forming an embedded oxide film within the semiconductor substrate with heat treatment of the semiconductor substrate. This method is characterized in that the heat treatment process to form the embedded oxide film is conducted in at least twice or more times and the heat treatment is conducted at least once or more without removal of the protection film. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、SIMOX (Separation by IMplanted OXygen )技術により作製されたSOI (Silicon−On−Insulator )構造素子とバルク構造素子とが混載されたSOI 基板の製造方法に関するものである。   The present invention relates to a method of manufacturing an SOI substrate in which an SOI (Silicon-On-Insulator) structure element and a bulk structure element, which are manufactured by a SIMOX (Separation by IMplanted Oxygen) technique, are combined.

従来、この種のSOI基板の製造方法としては、図2に示すように、半導体基板1の表面に、保護膜2を形成し(図2(A))、その保護膜2にリソグラフィーによって形成した開口部3(図2(B))から酸素イオン4を基板表面から注入し(図2(C))、所定の洗浄処理を実施し、高温熱処理を施すことによって埋め込み酸化膜5を形成させる(図2(D)および(E))、SOIおよびバルク混載半導体基板の製造方法が開示されている(非特許文献1、特許文献1および特許文献2)。これらのSOI基板の製造方法では、薄膜SOI構造およびバルク構造とが混載された半導体基板の製造が可能であり、薄膜SOI構造素子および厚いフィールドESD保護素子や高電圧I/Oバッファ回路などのバルク構造素子とを、同一基板上に配置することができる。   Conventionally, as a method for manufacturing this kind of SOI substrate, as shown in FIG. 2, a protective film 2 is formed on the surface of the semiconductor substrate 1 (FIG. 2A), and the protective film 2 is formed by lithography. Oxygen ions 4 are implanted from the surface of the substrate 3 (FIG. 2B) (FIG. 2C), a predetermined cleaning process is performed, and a high-temperature heat treatment is performed to form the buried oxide film 5 (see FIG. 2 (D) and (E)), a method for manufacturing an SOI and bulk-embedded semiconductor substrate is disclosed (Non-patent Document 1, Patent Document 1, and Patent Document 2). In these SOI substrate manufacturing methods, a semiconductor substrate on which a thin film SOI structure and a bulk structure are mixed can be manufactured. The structural elements can be arranged on the same substrate.

しかしながら、これら従来から提案されているSOI基板の製造方法では、SOI領域と非SOI領域(バルク構造領域)との間に段差が生じてしまう(図3参照)という問題点があった。許容される段差は、目的とする集積回路の回路パターン寸法に依存するが、現時点ではおよそ200nm程度以下と言われており、さらに許容される段差の値は小さくなることが知られている。従来から開示されているSOI基板の製造方法の内、熱処理前の洗浄処理工程については、保護膜を除去する場合(非特許文献1)と、除去しない場合(特許文献1および特許文献2)とが開示されているが、何れの場合においても、従来のSOI基板の製造方法では、許容される段差を実現することが難しく、また、集積化が進み、回路パターンの寸法が小さくなることで、さらに許容段差が小さくなっていくと、従来のSOI基板の製造方法では許容値以下の段差とすることは極めて困難である。
特開2001−308025号公報 特開2001−308172号公報、図2参照 H.L.Ho et al., IEDM Tech. Dig. Cat. No. 01CH37224,2001:22.3.1−4
However, these conventional methods for manufacturing an SOI substrate have a problem that a step is generated between the SOI region and the non-SOI region (bulk structure region) (see FIG. 3). The allowable step depends on the circuit pattern size of the target integrated circuit, but is currently said to be about 200 nm or less, and it is known that the allowable step value becomes smaller. Among the conventionally disclosed methods for manufacturing SOI substrates, the cleaning process before heat treatment is performed when the protective film is removed (Non-Patent Document 1) and when it is not removed (Patent Document 1 and Patent Document 2). However, in any case, in the conventional method for manufacturing an SOI substrate, it is difficult to realize an allowable step, and the integration progresses and the size of the circuit pattern becomes small. Further, as the allowable step becomes smaller, it is extremely difficult to make the step less than the allowable value in the conventional method for manufacturing an SOI substrate.
JP 2001-308025 A See Japanese Patent Laid-Open No. 2001-308172, FIG. H. L. Ho et al. , IEDM Tech. Dig. Cat. No. 01CH37224, 2001: 22.3.1-4

したがって、本発明の目的は、このような段差を小さくし、許容される段差を有するSOI基板の製造方法を提供することである。   Accordingly, an object of the present invention is to provide a method for manufacturing an SOI substrate having such a step that is reduced and an allowable step is provided.

上記諸目的は、下記(1)〜(2)により達成される。   The above objects are achieved by the following (1) to (2).

(1) シリコン単結晶からなる半導体基板の表面にイオン注入に対するマスクを形成するための保護膜を形成する工程と、前記保護膜に開口部を形成し、所定のパターン付きマスクとする工程と、前記半導体基板の表面から酸素イオンを注入する工程と、前記半導体基板を熱処理して前記半導体基板の内部に埋込み酸化膜を形成する工程とを含むSOI基板の製造方法であって、前記埋込み酸化膜を形成する熱処理工程を、少なくとも2回以上に分けて行い、かつ、少なくとも1回以上は前記保護膜を除去せずに熱処理を行うことを特徴とするSOI基板の製造方法。   (1) forming a protective film for forming a mask against ion implantation on the surface of a semiconductor substrate made of silicon single crystal, forming an opening in the protective film, and forming a mask with a predetermined pattern; A method for manufacturing an SOI substrate, comprising: implanting oxygen ions from the surface of the semiconductor substrate; and heat-treating the semiconductor substrate to form a buried oxide film inside the semiconductor substrate, wherein the buried oxide film A method for manufacturing an SOI substrate, wherein the heat treatment step for forming the substrate is performed at least twice, and the heat treatment is performed at least once without removing the protective film.

(2) 前記熱処理の工程において、熱処理温度1250℃以上、熱処理時の酸素流量比20%以上、処理時間30分以上の熱処理工程を含む請求項1に記載のSOI基板の製造方法。   (2) The method for manufacturing an SOI substrate according to claim 1, wherein the heat treatment step includes a heat treatment step of a heat treatment temperature of 1250 ° C. or higher, an oxygen flow rate ratio during heat treatment of 20% or higher, and a processing time of 30 minutes or longer.

前記(1)に記載されたSOI基板の製造方法では、埋め込み酸化膜を形成する熱処理工程を2回以上に分けるため、前記保護膜を除去しないまま行う熱処理と、前記保護膜を除去して行う熱処理との両方を行うことが可能であり、よって、SOI領域と非SOI領域(バルク構造領域)との間に生じる段差を低減することが可能である。   In the method for manufacturing an SOI substrate described in (1) above, since the heat treatment process for forming the buried oxide film is divided into two or more times, the heat treatment is performed without removing the protective film, and the protective film is removed. Both the heat treatment and the heat treatment can be performed. Therefore, a step generated between the SOI region and the non-SOI region (bulk structure region) can be reduced.

また、前記(2)に記載されたSOI基板の製造方法では、さらにSOI領域と非SOI領域(バルク構造領域)との間に生じる段差を低減することが可能である(表1参照)。   Further, in the method for manufacturing an SOI substrate described in the above (2), it is possible to further reduce a step generated between the SOI region and the non-SOI region (bulk structure region) (see Table 1).

このように、本発明は、上記の方法によるSOI基板の製造方法であって、SOI領域と非SOI領域(バルク構造領域)との間に生じる段差が低減されたことを特徴とするSOI基板の製造方法を提供する。   As described above, the present invention is a method for manufacturing an SOI substrate according to the above-described method, wherein a step generated between an SOI region and a non-SOI region (bulk structure region) is reduced. A manufacturing method is provided.

以下に、本発明の実施の形態を、図面を参照しながら詳細に説明するが、本発明はこれらに限定されるものではない。   Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings, but the present invention is not limited thereto.

ここで、図1は本発明によるSOI基板の製造工程の一例を示すフロー図である。以下、保護膜を熱酸化膜とした場合について説明する。   Here, FIG. 1 is a flowchart showing an example of a manufacturing process of an SOI substrate according to the present invention. Hereinafter, a case where the protective film is a thermal oxide film will be described.

図1において、シリコン単結晶からなる半導体基板11の表面にイオン注入に対するマスクを形成するための保護膜12である酸化膜を熱酸化によって形成する(図1(A))。前記保護膜12にリソグラフィー技術によって所定のパターンを持ったマスクを形成するために開口部13を形成する(図1(B))。前記半導体基板11の表面から酸素イオン14を注入し(図1(C))、前記半導体基板11を熱処理して前記半導体基板11の内部に埋込み酸化膜15を形成する(図1(D)、(E))。このとき、熱処理工程としては、まず、保護膜12を除去せずに熱処理を実施し(図1(D))、その後、保護膜12と熱処理により形成された熱酸化膜16を希フッ酸洗浄により除去し、さらに熱処理を行う(図1(E))。熱処理後、熱酸化膜17を除去する(図1(F))。   In FIG. 1, an oxide film, which is a protective film 12 for forming a mask against ion implantation, is formed on the surface of a semiconductor substrate 11 made of silicon single crystal by thermal oxidation (FIG. 1A). An opening 13 is formed in the protective film 12 in order to form a mask having a predetermined pattern by lithography (FIG. 1B). Oxygen ions 14 are implanted from the surface of the semiconductor substrate 11 (FIG. 1C), and the semiconductor substrate 11 is heat-treated to form a buried oxide film 15 in the semiconductor substrate 11 (FIG. 1D). (E)). At this time, as the heat treatment step, first, heat treatment is performed without removing the protective film 12 (FIG. 1D), and then the protective film 12 and the thermal oxide film 16 formed by the heat treatment are washed with diluted hydrofluoric acid. Then, heat treatment is performed (FIG. 1E). After the heat treatment, the thermal oxide film 17 is removed (FIG. 1F).

このとき、開口部13は異方性エッチングにより形成し、基板に対して端部が垂直に近い角度で形成されたマスクとすることが好ましい。   At this time, it is preferable that the opening 13 is formed by anisotropic etching, and the mask is formed so that the edge is close to a perpendicular angle with respect to the substrate.

保護膜としては酸素イオンを遮蔽するものであればよく、シリコンの場合、熱酸化膜やCVD酸化膜、CVD窒化膜などを用いることが可能である。   The protective film may be any film that shields oxygen ions. In the case of silicon, a thermal oxide film, a CVD oxide film, a CVD nitride film, or the like can be used.

SIMOX法によるSOI基板の場合、加速エネルギーを、例えば180keVで、ドーズ量を、例えば4×1017atoms/cmで酸素イオンを注入し、所定の深さに高濃度酸素イオン注入層を形成し、熱処理温度を、例えば1350℃とし、アルゴンに、例えば0.5%濃度の酸素を添加した雰囲気ガス中で、例えば、4時間熱処理した後、酸素濃度を、例えば70%としてさらに、例えば、4時間熱処理を行なう、といった工程で製造される。この場合、本発明では、例えば、まず、熱処理温度を1350℃とし、アルゴンに0.5%濃度の酸素を添加した雰囲気ガス中で4時間熱処理した後、熱処理炉より基板を取り出す。これを希フッ酸に浸漬し、保護膜である熱酸化膜と、さらに熱処理で形成された熱酸化膜を除去し、引き続き、熱処理温度を1350℃とし、アルゴンに70%濃度の酸素を添加して4時間熱処理を行なう。しかしながら、SIMOX基板の製造条件については、特にこれに限定されるものではない。 In the case of an SOI substrate by the SIMOX method, oxygen ions are implanted at an acceleration energy of, for example, 180 keV and a dose of, for example, 4 × 10 17 atoms / cm 2 to form a high-concentration oxygen ion-implanted layer at a predetermined depth. The heat treatment temperature is set at, for example, 1350 ° C., and the heat treatment is performed in an atmospheric gas in which, for example, 0.5% concentration of oxygen is added to argon, for example, for 4 hours, and then the oxygen concentration is set at, for example, 70%. Manufactured in a process such as performing a time heat treatment. In this case, in the present invention, for example, first, the heat treatment temperature is set to 1350 ° C., and the substrate is taken out of the heat treatment furnace after being heat-treated in an atmosphere gas in which 0.5% concentration of oxygen is added to argon. This is immersed in dilute hydrofluoric acid to remove the thermal oxide film, which is a protective film, and the thermal oxide film formed by heat treatment. Subsequently, the heat treatment temperature is set to 1350 ° C., and oxygen at 70% concentration is added to argon. Heat treatment for 4 hours. However, the manufacturing condition of the SIMOX substrate is not particularly limited to this.

SOI領域の、埋め込み酸化膜上のSi層の厚さを制御するために、さらに、800〜1250℃でドライ雰囲気またはウェット雰囲気での熱酸化を行うことや、水酸化カリウム水溶液やアンモニアと過酸化水素の混合水溶液などでのエッチングを行うことも可能である。   In order to control the thickness of the Si layer on the buried oxide film in the SOI region, thermal oxidation in a dry atmosphere or a wet atmosphere is further performed at 800 to 1250 ° C., and a potassium hydroxide aqueous solution or ammonia is peroxidized. It is also possible to perform etching with a mixed aqueous solution of hydrogen or the like.

以下、実施例で本発明を具体的に説明する。   Hereinafter, the present invention will be specifically described with reference to Examples.

実施例1〜5および比較例1〜2
チョクラルスキー法によりボロンドープ単結晶シリコンを育成し、(001)面が基板主表面となる口径200mmのウェハを用意した。このウェハに1μm厚の熱酸化膜を形成し、リアクティブイオンエッチングによりシリコン表面が露出するように開口部を形成し、イオン注入に対するマスクを形成した。次に、酸素イオン注入を基板温度550℃、加速電圧180keV、注入ドーズ量4×1017cm−2にて行った。これらのウェハを熱処理炉に投入し、表1に示す手順・条件で、熱処理および保護膜除去を行った。同時に、従来技術を用いたSOI基板の製造も実施した。
Examples 1-5 and Comparative Examples 1-2
Boron-doped single crystal silicon was grown by the Czochralski method, and a wafer with a diameter of 200 mm was prepared with the (001) plane serving as the main surface of the substrate. A 1 μm thick thermal oxide film was formed on this wafer, an opening was formed by reactive ion etching so that the silicon surface was exposed, and a mask for ion implantation was formed. Next, oxygen ion implantation was performed at a substrate temperature of 550 ° C., an acceleration voltage of 180 keV, and an implantation dose of 4 × 10 17 cm −2 . These wafers were put into a heat treatment furnace, and heat treatment and protective film removal were performed according to the procedures and conditions shown in Table 1. At the same time, the SOI substrate was manufactured using the conventional technology.

作製されたSOI基板は表面酸化層をフッ酸で除去した後、AFM(原子間力顕微鏡)を用いて、SOI/バルク境界の段差を観察した。観察結果を表1にまとめる。   After the surface oxide layer was removed from the manufactured SOI substrate with hydrofluoric acid, a step at the SOI / bulk boundary was observed using an AFM (atomic force microscope). The observation results are summarized in Table 1.

Figure 2005268510
Figure 2005268510

本発明によるSOI基板の製造工程の特徴を示すフロー図。The flowchart which shows the characteristics of the manufacturing process of the SOI substrate by this invention. 従来技術によるSOI基板の製造工程の特徴を示すフロー図。The flowchart which shows the characteristics of the manufacturing process of the SOI substrate by a prior art. 従来技術により生じるSOI/バルク領域の間の段差を示す模式図。The schematic diagram which shows the level | step difference between SOI / bulk area | regions produced by a prior art.

符号の説明Explanation of symbols

1,11・・・半導体基板、
2,12・・・保護膜、
3,13・・・開口部、
4,14・・・酸素イオン、
5,15・・・埋め込み酸化膜、
6,16、17・・・熱酸化膜、
7・・・段差。
1,11 ... Semiconductor substrate,
2,12 ... Protective film,
3, 13 ... opening,
4, 14 ... oxygen ions,
5, 15 ... buried oxide film,
6, 16, 17 ... thermal oxide film,
7 ... steps.

Claims (2)

シリコン単結晶からなる半導体基板の表面にイオン注入に対するマスクを形成するための保護膜を形成する工程と、前記保護膜に開口部を形成し、所定のパターン付きマスクとする工程と、前記半導体基板の表面から酸素イオンを注入する工程と、前記半導体基板を熱処理して前記半導体基板の内部に埋込み酸化膜を形成する工程とを含むSOI基板の製造方法であって、前記埋込み酸化膜を形成する熱処理工程を、少なくとも2回以上に分けて行い、かつ、少なくとも1回以上は前記保護膜を除去せずに熱処理を行うことを特徴とするSOI基板の製造方法。   Forming a protective film for forming a mask against ion implantation on a surface of a semiconductor substrate made of silicon single crystal; forming an opening in the protective film to form a mask with a predetermined pattern; and the semiconductor substrate A method for manufacturing an SOI substrate, comprising: implanting oxygen ions from the surface of the substrate; and heat-treating the semiconductor substrate to form a buried oxide film inside the semiconductor substrate, wherein the buried oxide film is formed. A method for manufacturing an SOI substrate, wherein the heat treatment step is performed at least twice, and the heat treatment is performed at least once without removing the protective film. 前記熱処理の工程において、熱処理温度1250℃以上、熱処理時の酸素流量比20%以上、処理時間30分以上の熱処理工程を含む請求項1に記載のSOI基板の製造方法。   2. The method for manufacturing an SOI substrate according to claim 1, wherein the heat treatment step includes a heat treatment step in which a heat treatment temperature is 1250 ° C. or more, an oxygen flow rate ratio during heat treatment is 20% or more, and a treatment time is 30 minutes or more.
JP2004078401A 2004-03-18 2004-03-18 Manufacturing method of soi substrate Withdrawn JP2005268510A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004078401A JP2005268510A (en) 2004-03-18 2004-03-18 Manufacturing method of soi substrate

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004078401A JP2005268510A (en) 2004-03-18 2004-03-18 Manufacturing method of soi substrate

Publications (1)

Publication Number Publication Date
JP2005268510A true JP2005268510A (en) 2005-09-29

Family

ID=35092744

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004078401A Withdrawn JP2005268510A (en) 2004-03-18 2004-03-18 Manufacturing method of soi substrate

Country Status (1)

Country Link
JP (1) JP2005268510A (en)

Similar Documents

Publication Publication Date Title
JP5338443B2 (en) Manufacturing method of SOI wafer
JP5050185B2 (en) Method for producing oriented low defect density Si
JP2006216826A (en) Manufacturing method of soi wafer
JP2003163216A (en) Epitaxial silicon wafer and its manufacturing method
US7947571B2 (en) Method for fabricating a semiconductor on insulator substrate with reduced Secco defect density
TWI450366B (en) Semiconductor substrate manufacturing method
EP1120819A1 (en) Soi substrate and method for manufacturing the same
JP2008235495A (en) Soi (silicon on insulator) wafer and manufacturing method therefor
JP4790211B2 (en) SOI substrate, semiconductor substrate and manufacturing method thereof
JP5200412B2 (en) Manufacturing method of SOI substrate
US7632735B2 (en) Process for manufacturing silicon-on-insulator substrate
JP2005268510A (en) Manufacturing method of soi substrate
JP2005268511A (en) Manufacturing method of soi substrate
JPH10214844A (en) Manufacturing method of semiconductor substrate
JP4483173B2 (en) Manufacturing method of SOI substrate
JP2008262992A (en) Method of manufacturing bonded wafer
JP3295171B2 (en) Semiconductor substrate manufacturing method
JP7251419B2 (en) Bonded SOI wafer manufacturing method
JP2010040638A (en) Method of manufacturing soi substrate
JP2005086041A (en) Ion implantation method of semiconductor wafer
JP2006134925A (en) Soi substrate and its manufacturing method
JP2009123861A (en) Method of manufacturing epitaxial wafer
JP2007318097A (en) Method of manufacturing soi
JP2000357665A (en) Method of forming insulation region in semiconductor substrate
JP2005311126A (en) P-type silicon single-crystal wafer and its manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Effective date: 20060907

Free format text: JAPANESE INTERMEDIATE CODE: A621

A761 Written withdrawal of application

Effective date: 20090123

Free format text: JAPANESE INTERMEDIATE CODE: A761