JP2005209784A - Pressure contact semiconductor device and converter using same - Google Patents

Pressure contact semiconductor device and converter using same Download PDF

Info

Publication number
JP2005209784A
JP2005209784A JP2004013046A JP2004013046A JP2005209784A JP 2005209784 A JP2005209784 A JP 2005209784A JP 2004013046 A JP2004013046 A JP 2004013046A JP 2004013046 A JP2004013046 A JP 2004013046A JP 2005209784 A JP2005209784 A JP 2005209784A
Authority
JP
Japan
Prior art keywords
semiconductor device
elastic body
contact type
metal mesh
pressure contact
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004013046A
Other languages
Japanese (ja)
Other versions
JP4234614B2 (en
Inventor
Akihiro Miyauchi
昭浩 宮内
Yoshitaka Sugawara
良孝 菅原
Daisuke Takayama
大輔 高山
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Kansai Electric Power Co Inc
Hitachi Ltd
Original Assignee
Kansai Electric Power Co Inc
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Kansai Electric Power Co Inc, Hitachi Ltd filed Critical Kansai Electric Power Co Inc
Priority to JP2004013046A priority Critical patent/JP4234614B2/en
Publication of JP2005209784A publication Critical patent/JP2005209784A/en
Application granted granted Critical
Publication of JP4234614B2 publication Critical patent/JP4234614B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/2612Auxiliary members for layer connectors, e.g. spacers
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/33Structure, shape, material or disposition of the layer connectors after the connecting process of a plurality of layer connectors
    • H01L2224/331Disposition
    • H01L2224/3318Disposition being disposed on at least two different sides of the body, e.g. dual array
    • H01L2224/33181On opposite sides of the body

Abstract

<P>PROBLEM TO BE SOLVED: To provide a pressure contact semiconductor device which can hold a uniform pressurizing status in the area of a pressure contact package, in which a gap is not caused between the semiconductor element and a main electrode plate, even if a temperature expansion change or the change of an applied pressure occurs at a pressure sealing package in use, and which has high reliability; and to provide a power converter. <P>SOLUTION: A flat package is provided with an elastic body 105 and a metallic mesh sheet 107 between a first main electrode plate 106 and a first intermediate electrode 103. Thus, a highly reliable pressure contact package can be obtained wherein no gap exists between a semiconductor element and a main electrode plate to temperature change or a change in applied pressure when a pressure contact package is used, and a converter can also be obtained. <P>COPYRIGHT: (C)2005,JPO&NCIPI

Description

本発明は、圧接型半導体装置に係り、例えば、複数個の半導体チップを並列に接続して、一つのパッケージに組み込んだ新規な高耐熱半導体装置及びこれを用いた電力変換器に関する。   The present invention relates to a pressure contact type semiconductor device, for example, a novel high heat resistant semiconductor device in which a plurality of semiconductor chips are connected in parallel and incorporated in one package, and a power converter using the same.

Si半導体エレクトロニクスの技術を駆使して主回路電流を制御するパワーエレクトロニクスの技術は、その性能向上と共に幅広い分野で応用され、さらにその適用拡大がなされつつある。パワー半導体装置として、ダイオード、サイリスタの他、MOS制御デバイス例えばMOS構造ゲートへの入力信号により主電流を制御するMOS型電界効果トランジスタ(以下MOSFETと略す)や、絶縁ゲート型バイポーラトランジスタ(以下IGBTと略す)等が注目されている。それらは、パワースイッチングデバイスとしてモータPWM制御インバータの応用等に幅広く使われている。   Power electronics technology that controls the main circuit current by making full use of Si semiconductor electronics technology has been applied in a wide range of fields along with its performance improvement, and its application is being expanded. As power semiconductor devices, in addition to diodes and thyristors, MOS control devices such as MOS field effect transistors (hereinafter abbreviated as MOSFETs) that control main current by input signals to MOS structure gates, insulated gate bipolar transistors (hereinafter referred to as IGBTs) (Abbreviated) etc. are attracting attention. They are widely used as power switching devices in applications such as motor PWM control inverters.

しかしながら、近年では、Siデバイスの限界にせまる高性能デバイスの開発もなされてきており、さらなる飛躍的なパワーデバイスの性能向上を目指して、Siに代わるSiC、GaN、ダイヤモンド等の新しい半導体材料を用いたパワーデバイスの検討も始まっている。   However, in recent years, high-performance devices that have reached the limits of Si devices have also been developed, and new semiconductor materials such as SiC, GaN, and diamond instead of Si have been used to further improve the performance of power devices. The study of the power device that had been started has begun.

なかでもSiCは、最も有望なデバイスとして注目され、研究開発が進められている。SiCは、Siに比べて絶縁破壊電界が大きく、さらにバンドギャップが広いため、高温での半導体動作が可能である等の特徴を有するため、特に大電力制御用に好適な高耐圧化や、高温での使用、すなわち冷却系を簡略化したシステムの実現等が期待されている。   Among these, SiC is attracting attention as the most promising device, and research and development are being promoted. SiC has characteristics such as a large dielectric breakdown electric field compared to Si and a wide band gap, so that semiconductor operation at high temperatures is possible. Therefore, high breakdown voltage particularly suitable for high power control and high temperature It is expected that this system will be used in the system, that is, a system with a simplified cooling system will be realized.

図9に示すように、従来のSiC半導体の圧接型パッケージ1000では、主電極101、106間に、SiC製の半導体チップ104を第一の中間電極102と第二の中間電極103の間に挟む形態で実装されている。中間電極は、導電体として機能するほかに、熱緩衝体及び熱伝導体として機能する。中間電極は加工精度が悪く、数ミクロンメーターから数十ミクロンメーター程度の厚さばらつきを有する。   As shown in FIG. 9, in a conventional SiC semiconductor pressure contact type package 1000, a SiC semiconductor chip 104 is sandwiched between a first intermediate electrode 102 and a second intermediate electrode 103 between main electrodes 101 and 106. Implemented in the form. In addition to functioning as a conductor, the intermediate electrode functions as a heat buffer and a heat conductor. The intermediate electrode has poor processing accuracy and has a thickness variation of several micrometers to several tens of micrometers.

そのため、従来は、金属メッシュシート201を中間電極・主電極板間に介在させることで、中間電極102や103、半導体チップ104の厚さばらつきを吸収している。   Therefore, conventionally, the metal mesh sheet 201 is interposed between the intermediate electrode and the main electrode plate to absorb the thickness variation of the intermediate electrodes 102 and 103 and the semiconductor chip 104.

このようなモジュール構造は特開平11―274185号や特開平11−297929公報に開示されている。この公知例においては、半導体素子と主電極の間に多孔質の金属板もしくは金網もしくは凹凸加工した金属板を単独、又は複数枚組合せて配置した圧接型パッケージの構造が開示されている。   Such a module structure is disclosed in JP-A-11-274185 and JP-A-11-297929. In this known example, there is disclosed a structure of a pressure contact type package in which a porous metal plate, a metal mesh, or an unevenly processed metal plate is disposed between a semiconductor element and a main electrode alone or in combination.

また、特開平10−98140号公報では、パッケージを構成する電極板の間に複数の半導体チップと歪緩衝板とを組み込み、歪緩衝板と一方の電極板との間に多重弾性体を介在させて、半導体チップ、緩衝板等の厚み方向の寸法ばらつきを吸収する技術が開示されている。多重弾性体として、Cuパイプの2重構造を加圧して扁平加工したものが例示されている。   In JP-A-10-98140, a plurality of semiconductor chips and a strain buffer plate are incorporated between electrode plates constituting a package, and a multiple elastic body is interposed between the strain buffer plate and one electrode plate, A technique for absorbing dimensional variations in the thickness direction of semiconductor chips, buffer plates, and the like is disclosed. As the multi-elastic body, an example in which a double structure of Cu pipe is pressed and flattened is illustrated.

特開平11−274185号公報(特許請求の範囲、図1等)JP-A-11-274185 (Claims, FIG. 1 etc.)

特開平11−297929号公報(特許請求の範囲、図1等)Japanese Patent Laid-Open No. 11-297929 (claims, FIG. 1 etc.) 特開平10−98140号公報(特許請求の範囲、図1等)JP-A-10-98140 (Claims, FIG. 1 etc.)

前者の公知例では、半導体素子と主電極板の間に、金属メッシュシートを単独又は複数枚組合せて配置することで、大面積領域での均一な加圧接触状態を確保する。これにより、接触面の高さのばらつき(反り、うねり、部材寸法ばらつき等による)を吸収し、かつ接触界面での熱抵抗、電気抵抗を低減している。   In the former publicly known example, by arranging a single metal mesh sheet or a combination of a plurality of metal mesh sheets between the semiconductor element and the main electrode plate, a uniform pressure contact state in a large area is ensured. This absorbs variations in the height of the contact surface (due to warpage, waviness, variation in member dimensions, etc.), and reduces thermal resistance and electrical resistance at the contact interface.

金属メッシュシートは、最初の圧接時に塑性変形することで接触面の高さのばらつきを吸収できる。しかし、圧接型パッケージの使用時の温度変化(熱膨張変化)や加圧圧力の変動に伴い半導体素子と主電極板の間に隙間が生じる場合があり、複数の半導体素子の一部が導通不良となるおそれもある。また、複数の半導体素子の一部が導通不良になると、変換器が動作しなくなる。   The metal mesh sheet can absorb variations in the height of the contact surface by plastic deformation at the time of the first press-contact. However, a gap may be formed between the semiconductor element and the main electrode plate due to a change in temperature (thermal expansion change) or a change in pressure when the pressure contact type package is used, and some of the plurality of semiconductor elements have poor conduction. There is also a fear. In addition, when some of the plurality of semiconductor elements have poor conduction, the converter does not operate.

後者の公知例では、弾性体を歪緩衝板と電極板との間に介在させるので、変動体チップや歪緩衝板のばらつきを吸収するほかに、パッケージ内の温度変化に伴う歪緩衝板、半導体チップなどの熱膨張変化にも対応できる利点がある。ただし、弾性体は2重パイプのような多重構造であるため、弾性体構成要素の点数が複数となり、コスト増、装置の小形化を図り難いなどの課題が残されている。   In the latter known example, since the elastic body is interposed between the strain buffer plate and the electrode plate, in addition to absorbing the variation of the variable body chip and the strain buffer plate, the strain buffer plate and the semiconductor accompanying the temperature change in the package There is an advantage that it can cope with the thermal expansion change of the chip. However, since the elastic body has a multiple structure such as a double pipe, there are a plurality of points of the elastic body components, and there remain problems such as an increase in cost and difficulty in downsizing the apparatus.

本発明の目的は、圧接型パッケージの面積領域で均一な加圧状態を保持すると共に、圧接型パッケージの使用時に部材に温度膨張変化や加圧圧力の変動が生じても、半導体素子と主電極板の間に隙間が生じることのない信頼性の高い圧接型半導体装置および電力変換器を提供することにある。   An object of the present invention is to maintain a uniform pressurized state in the area area of a pressure contact type package, and even if a temperature expansion change or a pressure change occurs in a member during use of the pressure contact type package, the semiconductor element and the main electrode An object of the present invention is to provide a highly reliable pressure contact type semiconductor device and a power converter in which no gap is generated between plates.

上記目的を達成するために、本発明は、基本的には、平型パッケージの構成要素となる一対の主電極板の間に、少なくとも一つの半導体チップと該半導体チップを挟み込んだ一対の中間電極とが組み込まれた半導体装置、あるいはこのような半導体装置を電力の主変換素子として用いる変換器において、
前記主電極板の少なくとも一方とこれに対向する中間電極との間に、弾性体および金属メッシュシートを介在させた。
In order to achieve the above-described object, the present invention basically includes at least one semiconductor chip and a pair of intermediate electrodes sandwiching the semiconductor chip between a pair of main electrode plates that are components of a flat package. In a built-in semiconductor device or a converter using such a semiconductor device as a main power conversion element,
An elastic body and a metal mesh sheet were interposed between at least one of the main electrode plates and the intermediate electrode facing the main electrode plate.

或いは、前記主電極板の少なくとも一方とこれに対向する中間電極との間に弾性体を介在させ、さらに、少なくとも一方の中間電極とこれに対向する半導体チップの電極との間に金属メッシュシートを介在させた。   Alternatively, an elastic body is interposed between at least one of the main electrode plates and an intermediate electrode facing the main electrode plate, and a metal mesh sheet is provided between the at least one intermediate electrode and the electrode of the semiconductor chip facing the intermediate electrode. Intervened.

金属メッシュシートは、平型パッケージの中間電極や半導体チップの厚みのばらつきにより各積層体(半導体チップ、中間電極の積層体)の厚みにばらつきが生じた場合でも、各積層体との圧接時に塑性変形することで、平型パッケージ全体の均一な厚みを保証し、ひいては部材間の接触面のばらつきを吸収する。また、弾性体によって、圧接型パッケージの使用時の温度変化(温度膨張変化)や加圧圧力の変動を吸収することにより、チップと主電極板の間に隙間を生じさせず良好な導通を保持する。   Metal mesh sheets are plastic when pressed against each laminate, even if the thickness of each laminate (semiconductor chip, laminate of intermediate electrodes) varies due to variations in the thickness of the intermediate electrode and semiconductor chip of the flat package. By deforming, the uniform thickness of the entire flat package is assured, and as a result, variations in contact surfaces between members are absorbed. Further, the elastic body absorbs a change in temperature (change in temperature expansion) and a change in pressure when the pressure contact type package is used, thereby maintaining good conduction without generating a gap between the chip and the main electrode plate.

また、金属メッシュシートを中間電極と半導体チップの間に配置した場合は、個々のチップ内のそりやうねりを吸収し、良好な導通を得ることができるとともに、加圧時のチップの割れやクラックを防止することができる。   In addition, when the metal mesh sheet is placed between the intermediate electrode and the semiconductor chip, it can absorb the warpage and undulation in each chip and obtain good conduction, as well as chip cracks and cracks during pressurization. Can be prevented.

ここで、半導体チップはシリコン、シリコンカーバイド、ダイヤモンドあるいは窒化ガリウムを主成分とするものである。   Here, the semiconductor chip has silicon, silicon carbide, diamond or gallium nitride as a main component.

好ましくは、前記弾性体は、板状であり、例えばスプリングワッシャが良い。ただし、これに限定されるものではなく、それに類する板ばね構造であってもよい。   Preferably, the elastic body has a plate shape, for example, a spring washer. However, it is not limited to this, A leaf spring structure similar to it may be used.

また、前記弾性体、金属メッシュシートには、白金、クロム、ニッケル、金などのコーティングを施すことを提案する。   In addition, it is proposed that the elastic body and the metal mesh sheet be coated with platinum, chromium, nickel, gold or the like.

本発明によれば、半導体パッケージの面積領域で均一な加圧状態を保持し、かつ、パッケージ使用時に部材に温度膨張変化や加圧圧力の変動が生じても、パッケージ内部の部品の熱膨張と収縮による部品間の導通不良を弾性体の可逆的な変形によって防止することができる。その結果、信頼性の高い圧接型パッケージを提供することができる。   According to the present invention, even if a uniform pressure state is maintained in the area area of the semiconductor package, and even if a temperature expansion change or a change in the pressure pressure occurs in the member during use of the package, the thermal expansion of the components inside the package It is possible to prevent poor conduction between components due to shrinkage by reversible deformation of the elastic body. As a result, a highly reliable pressure contact type package can be provided.

〔実施例1〕
図1は、本発明の他の一実施例を説明するための圧接型パッケージ100の断面概略図である。
[Example 1]
FIG. 1 is a schematic sectional view of a pressure contact package 100 for explaining another embodiment of the present invention.

第一の主電極板101と第二の主電極板106の間には、複数の半導体チップ104が並置される。それぞれの半導体チップ104は、各々の一対の中間電極(第一の中間電極102と第二の中間電極103)に挟み込まれて主電極板101,106間に組み込まれている。   A plurality of semiconductor chips 104 are juxtaposed between the first main electrode plate 101 and the second main electrode plate 106. Each semiconductor chip 104 is sandwiched between each pair of intermediate electrodes (first intermediate electrode 102 and second intermediate electrode 103) and is incorporated between main electrode plates 101 and 106.

さらに詳述すると、第一の主電極101と第二の主電極板106との間には、MoやW等からなる第一の中間電極102(a)、102(b)、102(c)と、各半導体チップ104と、MoやW等からなる第二の中間電極103(a)、103(b)、103(c)と、弾性体105(a)、105(b)、105(c)と、金属メッシュシート107とが層状に重ねた(接触)状態で設置されている。   More specifically, between the first main electrode 101 and the second main electrode plate 106, first intermediate electrodes 102 (a), 102 (b), 102 (c) made of Mo, W or the like are used. And each semiconductor chip 104, second intermediate electrodes 103 (a), 103 (b), 103 (c) made of Mo, W or the like, and elastic bodies 105 (a), 105 (b), 105 (c ) And the metal mesh sheet 107 are stacked (contacted) in layers.

一例として、金属メッシュシート107には、銅製の厚さ300マイクロメーターの発泡金属シートを用いた。また、各弾性体105は、好ましくは板状の弾性体である。   As an example, for the metal mesh sheet 107, a foam metal sheet made of copper and having a thickness of 300 micrometers was used. Each elastic body 105 is preferably a plate-like elastic body.

本実施例の弾性体105は、SUS製で、図2,図3に示すようにスプリングワッシャ形状である。すなわち、弾性体105は図3に示すように、横から見ると端部の高さが異なっており、弾性体105は上下方向に潰れ、かつ、上下方向の加重に応じて高さが増減する構造になっている。     The elastic body 105 of the present embodiment is made of SUS and has a spring washer shape as shown in FIGS. That is, as shown in FIG. 3, the elastic body 105 has different end heights when viewed from the side, the elastic body 105 is crushed in the vertical direction, and the height increases or decreases according to the load in the vertical direction. It has a structure.

また、スプリングワッシャ105には、白金、クロム、ニッケル、金などの耐酸化性に優れたコーティングが施されている。このようなコーティングを施せば、次のような効果を期待することができる。半導体モジュールの動作温度は、200〜500℃と高いため、コーティングがない場合には、モジュール内の雰囲気ガス(主としてSF6:六フッ化硫黄、あるいは窒素ガス)中に含まれる水分や酸素によってワッシャが劣化される。ワッシャの劣化は、ばね性が下がる問題がある。本実施例では、このような問題に充分に対処することができる。コーティングの厚さは、数十μmから数百μmである。なお、コーティングの材料は、上記例示のものに限定するものではなく、パッケージ内での劣化防止を図れるものであれば、その他のものを採用してもよい。   The spring washer 105 is provided with a coating having excellent oxidation resistance, such as platinum, chromium, nickel, and gold. If such a coating is applied, the following effects can be expected. Since the operating temperature of the semiconductor module is as high as 200 to 500 ° C., when there is no coating, the washer is caused by moisture and oxygen contained in the atmospheric gas (mainly SF6: sulfur hexafluoride or nitrogen gas) in the module. Deteriorated. The deterioration of the washer has a problem that the spring property is lowered. In this embodiment, such a problem can be sufficiently dealt with. The thickness of the coating is several tens μm to several hundreds μm. The coating material is not limited to those exemplified above, and other materials may be employed as long as they can prevent deterioration in the package.

本実施例では、(a)、(b)、(c)位置で第一の中間電極102(a)、102(b)、102(c)の厚さが異なっている場合を示している。   In the present embodiment, the case where the thicknesses of the first intermediate electrodes 102 (a), 102 (b), and 102 (c) are different at the positions (a), (b), and (c) is shown.

上記構成によれば、(イ)第一,第二の主電極板101,106の面上に均一の圧力を加えると、第一の中間電極102の厚さが異なっているので、金属メッシュシート107は第一の中間電極102の厚さに応じて変形する。それにより、図1に示したように第一の中間電極102がその厚みのばらつき程度に応じて金属メッシュシート107にめり込んでいる。金属メッシュシート107が変形することで中間電極102の厚さがばらついても、平型パッケージ全体の均一な厚みひいては加圧状態を保証し、主電極、中間電極、半導体チップなどの部材間の接触面のばらつきを吸収する。そのため、複数の半導体チップ104の全てで電気的な導通を確保できる構造となっている。
(ロ)弾性体105は、圧接型パッケージの使用時における部材間の温度膨張変化や加圧圧力の変動を吸収して部材間に隙間が生じるのを防止する。それによって、半導体チップと主電極板の間に良好な導通を得ることができる。また、弾性体105は、金属メッシュシートで吸収できないような部材間の厚みのばらつきが生じた場合には、それを吸収し得る。
According to the above configuration, (a) when uniform pressure is applied on the surfaces of the first and second main electrode plates 101 and 106, the thickness of the first intermediate electrode 102 is different. 107 is deformed according to the thickness of the first intermediate electrode 102. Thereby, as shown in FIG. 1, the first intermediate electrode 102 is embedded in the metal mesh sheet 107 in accordance with the degree of variation in thickness. Even if the thickness of the intermediate electrode 102 varies due to the deformation of the metal mesh sheet 107, the uniform thickness of the entire flat package and thus the pressurization state is guaranteed, and the contact between members such as the main electrode, the intermediate electrode, and the semiconductor chip is ensured. Absorbs surface variations. Therefore, all of the plurality of semiconductor chips 104 have a structure that can ensure electrical continuity.
(B) The elastic body 105 absorbs changes in temperature expansion between members and fluctuations in pressure when the pressure contact type package is used, and prevents a gap from being formed between the members. Thereby, good conduction can be obtained between the semiconductor chip and the main electrode plate. Moreover, the elastic body 105 can absorb the variation in thickness between members that cannot be absorbed by the metal mesh sheet.

本実施例では、上記のように金属メッシュシート107と弾性体105とを併用していることで、上記(イ)(ロ)の作用を期待できる。このような、作用は、従来のように金属メッシュシートだけを使用する場合や、弾性体だけを使用するだけでは、充分には期待できない。すなわち、金属メッシュシートだけでは、既述したように使用時の部材間の温度膨張変化を吸収できない。一方、弾性体だけでは、例えば主電極間に均一な圧力をかけた場合に、各弾性体の変位量が等しくなるため、例えば図1のような(a)、(b)、(c)の位置の各積層体(中間電極、半導体チップの積層体)にばらつきがあるときは、そのばらつきは依然として残ることも考えられる。そのため、平型パッケージ全体の厚みや部材間の接触圧に不均一が生じる可能性もある。   In the present embodiment, since the metal mesh sheet 107 and the elastic body 105 are used in combination as described above, the effects (a) and (b) can be expected. Such an effect cannot be expected sufficiently when only a metal mesh sheet is used as in the prior art or only by using an elastic body. That is, only the metal mesh sheet cannot absorb changes in temperature expansion between members during use as described above. On the other hand, with the elastic body alone, for example, when a uniform pressure is applied between the main electrodes, the amount of displacement of each elastic body becomes equal. For example, as shown in FIG. 1 (a), (b), (c) When there is a variation in the respective laminated bodies (intermediate electrode, laminated body of semiconductor chips) at the position, the variation may still remain. Therefore, nonuniformity may occur in the thickness of the entire flat package and the contact pressure between members.

図4は弾性体105および金属メッシュシートが存在する場合と、図9で示した従来公知例と同じ構造、すなわち弾性体105が存在しないモジュールを温度サイクル試験で比較した結果である。半導体チップにはSiCダイオードを用い、正方向の電位を第一の主電極板101と第二の主電極板106の間に印加した。半導体チップは9チップを実装した。モジュール100は電気炉の内部に入れ、昇降温を繰り返した。モジュール温度の最高温度は300℃、最低温度は100℃でそれぞれの温度で各2時間放置し、昇降温の回数は50回である。時間軸の原点において、弾性体ありのモジュールの電気抵抗が弾性体なしのモジュールの電気抵抗より0.1ミリオームだけ高いのは、弾性体105の挿入による直列抵抗成分の増加を示している。   FIG. 4 shows the result of comparison in the temperature cycle test between the case where the elastic body 105 and the metal mesh sheet are present and the same structure as that of the conventionally known example shown in FIG. A SiC diode was used as the semiconductor chip, and a positive potential was applied between the first main electrode plate 101 and the second main electrode plate 106. Nine semiconductor chips were mounted. The module 100 was placed in an electric furnace and repeatedly raised and lowered. The maximum module temperature is 300 ° C., the minimum temperature is 100 ° C., each module is left for 2 hours, and the temperature is raised and lowered 50 times. At the origin of the time axis, the electrical resistance of the module with the elastic body is higher by 0.1 milliohm than the electrical resistance of the module without the elastic body, indicating an increase in the series resistance component due to the insertion of the elastic body 105.

昇降温サイクル試験の結果、弾性体105がない場合、すなわち、従来構造の場合、3度目の昇温後の冷却工程時にモジュールの電気抵抗は13.3ミリオームから15.0ミリオームと増加した。4度目の昇温後の冷却工程時には15.0ミリオームから17.1ミリオームと電気抵抗が増加し、さらに6度目の昇温後の冷却工程時には17.1ミリオームから24.0ミリオームとなった。   As a result of the temperature increasing / decreasing cycle test, the electrical resistance of the module increased from 13.3 milliohms to 15.0 milliohms during the cooling process after the third temperature elevation in the absence of the elastic body 105, that is, in the case of the conventional structure. In the cooling step after the fourth temperature increase, the electrical resistance increased from 15.0 milliohms to 17.1 milliohm, and further in the cooling step after the sixth temperature increase, from 17.1 milliohms to 24.0 milliohms.

これらの現象は、モジュール温度の昇温時にモジュール内部の各部品が熱膨張し、金属メッシュシート107の変位量が増加した後、モジュールの冷却時に各部品が収縮する際に第一の主電極板101と中間電極102との間、中間電極102と半導体チップ104との間、半導体チップ104と中間電極103との間、中間電極103と金属メッシュシート107との間のいずれか、あるいは複数箇所で電気的な導通が取れなくなったためと解釈できる。   These phenomena are caused by the fact that each component inside the module thermally expands when the module temperature rises and the displacement amount of the metal mesh sheet 107 increases, and then when each component contracts when the module cools, the first main electrode plate 101 and intermediate electrode 102, between intermediate electrode 102 and semiconductor chip 104, between semiconductor chip 104 and intermediate electrode 103, between intermediate electrode 103 and metal mesh sheet 107, or at a plurality of locations. It can be interpreted that electrical continuity is lost.

本試験では、9チップモジュールで試験したことから、図5に示すように、1チップ分の直列電気抵抗値は120ミリオームであり、3度目の昇温後の冷却工程時に1チップ分、4度目の昇温後の冷却工程時に1チップ分、6度目の昇温後の冷却工程時に2チップ分の導通が取れなくなったことが9チップの抵抗成分が並列接続されている等価回路モデルの解析から分かった。   In this test, since the test was performed with a 9-chip module, as shown in FIG. 5, the series electrical resistance value for one chip was 120 milliohms, and during the cooling process after the third temperature increase, for one chip, the fourth time From the analysis of the equivalent circuit model in which the resistance components of 9 chips are connected in parallel, it is that the conduction of 1 chip is lost during the cooling process after the temperature rise of 2 and 2 chips are lost during the cooling process after the 6th temperature rise. I understood.

一方、弾性体105を用いたモジュール100では、図4に示したように、モジュール温度の昇降温によってモジュール抵抗が増加する減少は観測されなかった。本実施例では50回の昇降温サイクルを繰り返したが、最後までモジュールの電気抵抗は13.4ミリオームのままであった。これは、モジュールの昇降温によって内部の部品の寸法が増減しても、弾性体105の可逆的な塑性変形によって、各部品の間に隙間が発生することなく、電気的な導通を確保できたためと考えられる。   On the other hand, in the module 100 using the elastic body 105, as shown in FIG. 4, a decrease in module resistance due to increase / decrease in module temperature was not observed. In this example, 50 heating / cooling cycles were repeated, but the electrical resistance of the module remained at 13.4 milliohms until the end. This is because, even when the dimensions of the internal components increase or decrease due to the temperature rise and fall of the module, the electrical continuity can be secured without causing a gap between the components due to the reversible plastic deformation of the elastic body 105. it is conceivable that.

以上のように、弾性体105によって、中間電極102の厚さがばらついても複数の半導体チップ104の全てで電気的な導通を確保でき、かつ、モジュール温度が変動しても半導体チップ104の全てで電気的な導通を確保できる信頼性の高い圧接型パッケージ100を得られることが分かった。   As described above, the elastic body 105 can ensure electrical continuity in all of the plurality of semiconductor chips 104 even if the thickness of the intermediate electrode 102 varies, and all of the semiconductor chips 104 can be changed even if the module temperature fluctuates. Thus, it was found that a highly reliable pressure contact type package 100 that can ensure electrical continuity can be obtained.

なお、本実施例では、中間電極102の厚さがばらついた場合を示したが、中間電極103や半導体チップ104の厚さがばらついても同様の効果を得られることは明らかである。また、本実施例では半導体チップ104にシリコンカーバイド製のダイオードチップを用いたが、シリコンあるいは窒化ガリウムを主成分とする半導体チップを用いてもよい。
〔実施例2〕
図6は半導体素子104のそりやうねりが大きい場合の実施例である。本実施例では、第一の中間電極102と半導体チップ104の間、および半導体チップ104と第二の中間電極103の両方に金属メッシュシート107(a)、107(b)を介在させている。
In this embodiment, the case where the thickness of the intermediate electrode 102 varies is shown, but it is obvious that the same effect can be obtained even if the thickness of the intermediate electrode 103 and the semiconductor chip 104 varies. In this embodiment, a diode chip made of silicon carbide is used as the semiconductor chip 104. However, a semiconductor chip mainly composed of silicon or gallium nitride may be used.
[Example 2]
FIG. 6 shows an embodiment in the case where the semiconductor element 104 has a large warp or undulation. In the present embodiment, metal mesh sheets 107 (a) and 107 (b) are interposed between the first intermediate electrode 102 and the semiconductor chip 104 and between the semiconductor chip 104 and the second intermediate electrode 103.

半導体チップ104のそりやうねりが大きい場合には、当該半導体チップをMoやW等からなる中間電極102、103で直接挟んで圧接すると、偏加重による局部的な応力の集中により半導体チップ104に割れやクラックが発生するおそれがあったが、中間電極102と半導体チップ104の間、および半導体チップ104と中間電極103の間に金属メッシュシート107(a)、107(b)を介在させることで、それらの不具合を防止できる。すなわち、積層部材の圧接時に半導体チップ104のそりやうねりが金属メッシュシート107(a)、107(b)の変形により吸収されて半導体チップ104の均等な加圧が可能となり、当該半導体チップの割れやクラックを防止することができる。   If the semiconductor chip 104 has a large warp or undulation, if the semiconductor chip is directly sandwiched and pressed between the intermediate electrodes 102 and 103 made of Mo, W, etc., the semiconductor chip 104 cracks due to local stress concentration due to partial load. Although there was a risk of cracks occurring, by interposing the metal mesh sheets 107 (a) and 107 (b) between the intermediate electrode 102 and the semiconductor chip 104 and between the semiconductor chip 104 and the intermediate electrode 103, Those problems can be prevented. That is, warpage or undulation of the semiconductor chip 104 is absorbed by deformation of the metal mesh sheets 107 (a) and 107 (b) when the laminated member is pressed, and the semiconductor chip 104 can be evenly pressed, and the semiconductor chip is cracked. And cracks can be prevented.

圧接時に半導体チップ104が金属メッシュシート107(a)、107(b)にめり込んでしまうと、半導体チップ104の絶縁耐力の低下や導電不良をもたらすため、半導体チップ104が金属メッシュシートにめり込まないように金属メッシュシート107(a)、107(b)の大きさは、半導体チップ104の大きさと同じもしくは半導体チップ104の大きさ以下であることが望ましい。
〔実施例3〕
本発明の圧接型パッケージでは、実装する半導体チップの数を増やして大型化、すなわち大容量化しても安定した電極間の接触状態が得られるため、電気抵抗の小さな半導体装置を得られる。従って、この圧接型半導体装置を用いることにより、変換器容積、及びコストを大幅に削減した大容量変換器が実現できるようになる。
If the semiconductor chip 104 is sunk into the metal mesh sheets 107 (a) and 107 (b) during the pressure contact, the semiconductor chip 104 is sunk into the metal mesh sheet. It is desirable that the size of the metal mesh sheets 107 (a) and 107 (b) is the same as or smaller than the size of the semiconductor chip 104.
Example 3
In the pressure contact type package of the present invention, a stable contact state between the electrodes can be obtained even when the number of semiconductor chips to be mounted is increased and the size is increased, that is, the capacity is increased, so that a semiconductor device having a small electric resistance can be obtained. Therefore, by using this pressure-contact type semiconductor device, it is possible to realize a large-capacity converter that greatly reduces the volume and cost of the converter.

図7には、本発明によるIGBTの圧接型パッケージを主変換素子として電力用変換器に応用した場合の1ブリッジ分の構成回路図を示す。主変換素子となるIGBT素子801とダイオード素子802が逆並列に配置され、これらがn個直列に接続された構成となっている。これらIGBTとダイオードは、本発明による多数の半導体チップを並列実装した圧接型半導体装置を示している。逆導通型IGBT圧接型パッケージの場合には図中のIGBTチップとダイオードチップがまとめて一つのパッケージに収められた形となる。これにスナバ回路803、及び限流回路が設けてある。   FIG. 7 shows a configuration circuit diagram of one bridge when the IGBT pressure contact type package according to the present invention is applied to a power converter as a main conversion element. An IGBT element 801 and a diode element 802 serving as main conversion elements are arranged in antiparallel, and n of them are connected in series. These IGBT and diode indicate a pressure contact type semiconductor device in which a large number of semiconductor chips according to the present invention are mounted in parallel. In the case of a reverse conduction type IGBT pressure contact type package, the IGBT chip and the diode chip in the figure are collectively contained in one package. This is provided with a snubber circuit 803 and a current limiting circuit.

図8は、図7の3相ブリッジを4多重した自励式変換器の構成を示したものである。本発明の圧接型パッケージは、複数個をその主電極板外側と面接触する形で水冷電極を挟んで直列接続するスタック構造と呼ぶ形に実装され、スタック全体を一括で加圧する。   FIG. 8 shows the configuration of a self-excited converter in which the three-phase bridge of FIG. 7 is multiplexed four times. The press-contact type package of the present invention is mounted in a form called a stack structure in which a plurality of units are in series contact with the outside of the main electrode plate so as to sandwich the water-cooled electrode, and the entire stack is pressurized together.

本発明の圧接型半導体装置は、上記の例に限らず電力系統に用いられる自励式大容量変換器やミル用変換器として用いられる大容量変換器に特に好適で、可変速揚水発電、ビル内変電所設備、電鉄用変電設備、レドックスフロー電池システム、ナトリウム硫黄(NaS)電池システム、車両等の変換器にも用いることができる。   The pressure contact type semiconductor device of the present invention is not limited to the above example, and is particularly suitable for self-excited large capacity converters used in electric power systems and large capacity converters used as converters for mills. It can also be used for transformers such as substation equipment, substation equipment for electric railways, redox flow battery systems, sodium sulfur (NaS) battery systems, and vehicles.

本発明の一実施例を説明するための圧接型パッケージの断面概略図。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 上記実施例に用いる弾性体の一例を示す斜視図。The perspective view which shows an example of the elastic body used for the said Example. 上記弾性体の見方を変えた斜視図。The perspective view which changed the view of the said elastic body. 弾性体が存在するモジュールと存在しないモジュールでの、温度サイクル試験におけるモジュールの電気抵抗の測定結果を説明するための図。The figure for demonstrating the measurement result of the electrical resistance of the module in a temperature cycle test in the module in which an elastic body exists, and the module which does not exist. モジュールの抵抗成分を解析するためのモジュールの等価回路モデル。An equivalent circuit model of the module for analyzing the resistance component of the module. 発明の一実施例を説明するための圧接型パッケージの断面概略図。BRIEF DESCRIPTION OF THE DRAWINGS FIG. 圧接型パッケージを主変換素子として電力用変換器に応用した場合の1ブリッジ分の構成回路図。FIG. 5 is a configuration circuit diagram for one bridge when a pressure contact package is applied to a power converter as a main conversion element. 3相ブリッジを4多重した自励式変換器の構成図。The block diagram of the self-excited converter which multiplexed four 3 phase bridges. 従来のSiC半導体パワーデバイスの実装形態を説明するための半導体モジュールの断面概略図。The cross-sectional schematic of the semiconductor module for demonstrating the mounting form of the conventional SiC semiconductor power device.

符号の説明Explanation of symbols

100…圧接型パッケージ、101…第一の主電極板、102…第一の中間電極、103…第二の中間電極、104…半導体チップ、105…弾性体、106…第二の主電極板、107…金属メッシュシート、801…IGBT素子、802…ダイオード素子、803…スナバ回路、1000…圧接型パッケージ DESCRIPTION OF SYMBOLS 100 ... Pressure-contact type package, 101 ... 1st main electrode plate, 102 ... 1st intermediate electrode, 103 ... 2nd intermediate electrode, 104 ... Semiconductor chip, 105 ... Elastic body, 106 ... 2nd main electrode plate, 107 ... Metal mesh sheet, 801 ... IGBT element, 802 ... Diode element, 803 ... Snubber circuit, 1000 ... Pressure contact type package

Claims (11)

平型パッケージの構成要素となる一対の主電極板の間に、少なくとも一つの半導体チップと該半導体チップを挟み込んだ一対の中間電極とが組み込まれた半導体装置において、
前記主電極板の少なくとも一方とこれに対向する中間電極との間に、弾性体および金属メッシュシートを介在させたことを特徴とする圧接型半導体装置。
In a semiconductor device in which at least one semiconductor chip and a pair of intermediate electrodes sandwiching the semiconductor chip are incorporated between a pair of main electrode plates that are components of a flat package,
A pressure-contact type semiconductor device, wherein an elastic body and a metal mesh sheet are interposed between at least one of the main electrode plates and an intermediate electrode facing the main electrode plate.
平型パッケージの構成要素となる一対の主電極板の間に、少なくとも一つの半導体チップと該半導体チップを挟み込んだ一対の中間電極とが組み込まれた半導体装置において、
前記主電極板の少なくとも一方とこれに対向する中間電極との間に弾性体を介在させ、さらに、少なくとも一方の中間電極とこれに対向する半導体チップの電極との間に金属メッシュシートを介在させたことを特徴とする圧接型半導体装置。
In a semiconductor device in which at least one semiconductor chip and a pair of intermediate electrodes sandwiching the semiconductor chip are incorporated between a pair of main electrode plates that are components of a flat package,
An elastic body is interposed between at least one of the main electrode plates and an intermediate electrode facing the main electrode plate, and a metal mesh sheet is interposed between at least one intermediate electrode and the electrode of the semiconductor chip facing the intermediate electrode. A pressure contact type semiconductor device characterized by that.
請求項1または2において、前記弾性体は、板状の弾性体であることを特徴とする圧接型半導体装置。   3. The press contact type semiconductor device according to claim 1, wherein the elastic body is a plate-like elastic body. 請求項1ないし3のいずれか1項において、前記弾性体はスプリング構造を有していることを特徴とする圧接型半導体装置。 4. The press contact type semiconductor device according to claim 1, wherein the elastic body has a spring structure. 請求項1ないし4のいずれか1項において、前記弾性体はスプリングワッシャよりなることを特徴とする圧接型半導体装置。   5. The press contact type semiconductor device according to claim 1, wherein the elastic body is formed of a spring washer. 請求項1ないし5のいずれか1項において、前記金属メッシュシートは多孔質の金属板もしくは金網もしくは凸凹加工した金属板よりなることを特徴とする圧接型半導体装置。 6. The pressure-contact type semiconductor device according to claim 1, wherein the metal mesh sheet is made of a porous metal plate, a metal mesh, or a metal plate that is uneven. 請求項1ないし6のいずれか1項において、前記金属メッシュシートの形状および寸法が、平型パッケージ内での半導体チップの配置形状および寸法に合わせて加工されていることを特徴とする圧接型半導体装置。   7. The press contact type semiconductor according to claim 1, wherein the shape and size of the metal mesh sheet are processed in accordance with the arrangement shape and size of the semiconductor chip in the flat package. apparatus. 請求項1ないし7のいずれか1項において、前記弾性体には、白金、クロム、ニッケル、金などの弾性体劣化防止を図れるコーティングが施されていることを特徴とする圧接型半導体装置。   8. The pressure contact type semiconductor device according to claim 1, wherein the elastic body is coated with a coating capable of preventing deterioration of the elastic body, such as platinum, chromium, nickel, and gold. 請求項1ないし8のいずれか1項において、前記金属メッシュシートに白金、クロム、ニッケル、金などの金属メッシュシートの劣化防止を図れるコーティングが施されていることを特徴とする圧接型半導体装置。   9. The pressure contact type semiconductor device according to claim 1, wherein the metal mesh sheet is coated with a coating capable of preventing deterioration of the metal mesh sheet such as platinum, chromium, nickel, and gold. 請求項1ないし9のいずれか1項において、前記半導体チップがシリコン、シリコンカーバイド、ダイヤモンドあるいは窒化ガリウムを主成分とすることを特徴とする圧接型半導体装置。   10. The pressure contact type semiconductor device according to claim 1, wherein the semiconductor chip contains silicon, silicon carbide, diamond, or gallium nitride as a main component. 請求項1ないし10のいずれか1項に記載した圧接型半導体装置を主変換素子として用いたことを特徴とする電力変換器。
11. A power converter, wherein the pressure contact type semiconductor device according to claim 1 is used as a main conversion element.
JP2004013046A 2004-01-21 2004-01-21 Pressure-contact type semiconductor device and converter using the same Expired - Fee Related JP4234614B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004013046A JP4234614B2 (en) 2004-01-21 2004-01-21 Pressure-contact type semiconductor device and converter using the same

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004013046A JP4234614B2 (en) 2004-01-21 2004-01-21 Pressure-contact type semiconductor device and converter using the same

Publications (2)

Publication Number Publication Date
JP2005209784A true JP2005209784A (en) 2005-08-04
JP4234614B2 JP4234614B2 (en) 2009-03-04

Family

ID=34899245

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004013046A Expired - Fee Related JP4234614B2 (en) 2004-01-21 2004-01-21 Pressure-contact type semiconductor device and converter using the same

Country Status (1)

Country Link
JP (1) JP4234614B2 (en)

Cited By (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007322486A (en) * 2006-05-30 2007-12-13 Fuji Xerox Co Ltd Image forming apparatus, fixing device, and fixing unit
WO2013105161A1 (en) * 2012-01-11 2013-07-18 パナソニック株式会社 Pressure contact type semiconductor device and method for fabricating same
US8526189B2 (en) 2010-04-02 2013-09-03 Kabushiki Kaisha Toyota Chuo Kenkyusho Power module
KR20170013938A (en) * 2014-07-01 2017-02-07 지멘스 악티엔게젤샤프트 Clamping assembly having a pressure element
WO2017149714A1 (en) * 2016-03-03 2017-09-08 三菱電機株式会社 Power semiconductor device and power semiconductor core module
WO2020258723A1 (en) * 2019-06-28 2020-12-30 西安中车永电电气有限公司 New crimping-type igbt internal encapsulation structure
EP3627548A4 (en) * 2017-07-11 2021-03-17 Hitachi, Ltd. Semiconductor module and method for manufacturing semiconductor module
EP4064345A1 (en) * 2021-03-22 2022-09-28 Hitachi Energy Switzerland AG Chip package with porous elastically deformable layer

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP7010794B2 (en) 2018-09-19 2022-01-26 株式会社東芝 Semiconductor device

Cited By (17)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007322486A (en) * 2006-05-30 2007-12-13 Fuji Xerox Co Ltd Image forming apparatus, fixing device, and fixing unit
US8526189B2 (en) 2010-04-02 2013-09-03 Kabushiki Kaisha Toyota Chuo Kenkyusho Power module
WO2013105161A1 (en) * 2012-01-11 2013-07-18 パナソニック株式会社 Pressure contact type semiconductor device and method for fabricating same
CN103380495A (en) * 2012-01-11 2013-10-30 松下电器产业株式会社 Pressure contact type semiconductor device and method for fabricating same
JP5662565B2 (en) * 2012-01-11 2015-02-04 パナソニックIpマネジメント株式会社 Pressure contact type semiconductor device and manufacturing method thereof
US9018035B2 (en) 2012-01-11 2015-04-28 Panasonic Intellectual Property Management Co., Ltd. Pressed-contact type semiconductor device and method for manufacturing the same
EP2804208A4 (en) * 2012-01-11 2015-07-29 Panasonic Ip Man Co Ltd Pressure contact type semiconductor device and method for fabricating same
KR20170013938A (en) * 2014-07-01 2017-02-07 지멘스 악티엔게젤샤프트 Clamping assembly having a pressure element
WO2017149714A1 (en) * 2016-03-03 2017-09-08 三菱電機株式会社 Power semiconductor device and power semiconductor core module
JPWO2017149714A1 (en) * 2016-03-03 2018-04-26 三菱電機株式会社 Power semiconductor device and power semiconductor core module
CN108713250A (en) * 2016-03-03 2018-10-26 三菱电机株式会社 Power semiconductor device and power semiconductor nucleus module
US10418347B2 (en) 2016-03-03 2019-09-17 Mitsubishi Electric Corporation Power semiconductor device and power semiconductor core module
CN108713250B (en) * 2016-03-03 2021-08-13 三菱电机株式会社 Power semiconductor device and power semiconductor core module
EP3627548A4 (en) * 2017-07-11 2021-03-17 Hitachi, Ltd. Semiconductor module and method for manufacturing semiconductor module
WO2020258723A1 (en) * 2019-06-28 2020-12-30 西安中车永电电气有限公司 New crimping-type igbt internal encapsulation structure
EP4064345A1 (en) * 2021-03-22 2022-09-28 Hitachi Energy Switzerland AG Chip package with porous elastically deformable layer
WO2022199944A1 (en) 2021-03-22 2022-09-29 Hitachi Energy Switzerland Ag Chip package with porous elastically deformable layer

Also Published As

Publication number Publication date
JP4234614B2 (en) 2009-03-04

Similar Documents

Publication Publication Date Title
JP4967447B2 (en) Power semiconductor module
JP6286543B2 (en) Power module device, power conversion device, and method of manufacturing power module device
JP2012119651A (en) Semiconductor module and electrode member
CN103579165A (en) Full-pressure-welding power device
JP4234614B2 (en) Pressure-contact type semiconductor device and converter using the same
JP3617306B2 (en) Pressurized contact semiconductor device and converter using the same
JP6286541B2 (en) Power module device and power conversion device
JP5807432B2 (en) Semiconductor module and spacer
JP6056286B2 (en) Semiconductor module and semiconductor module manufacturing method
Gurpinar et al. Design, analysis and comparison of insulated metal substrates for high power wide-bandgap power modules
EP3513432B1 (en) Press-pack power module
JP5909924B2 (en) Semiconductor module
US20130043579A1 (en) Power semiconductor arrangement, power semiconductor module with multiple power semiconductor arrangements, and module assembly comprising multiple power semiconductor modules
JP4005538B2 (en) Pressure-contact type semiconductor device and converter using the same
JP2014116478A (en) Semiconductor module, semiconductor module manufacturing method and power conversion apparatus
JP2013236035A (en) Semiconductor module and manufacturing method of the same
JP2015026667A (en) Semiconductor module
JP2019067976A (en) Semiconductor device
JP2013102065A (en) Semiconductor module and electrode member
Gersh Reliability Evaluation of Large-Area Sintered Direct Bonded Aluminum Substrates for Medium-Voltage Power Modules
JP2014207266A (en) Semiconductor module
JP2002289772A (en) High heat resistant semiconductor device and power converter using it
JP3394000B2 (en) Modular semiconductor device and power conversion device using the same
Waltrich et al. Novel Design Concept for Modular Multilevel Converter Power Modules
JP2004296764A (en) Stack for flat semiconductor element and power converter using it

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20061002

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061002

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20070521

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080827

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080909

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20081110

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20081209

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20081211

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111219

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4234614

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20111219

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20121219

Year of fee payment: 4

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20131219

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees