JP2004514960A - 剰余演算を用いて計算を行う方法および装置 - Google Patents

剰余演算を用いて計算を行う方法および装置 Download PDF

Info

Publication number
JP2004514960A
JP2004514960A JP2001585024A JP2001585024A JP2004514960A JP 2004514960 A JP2004514960 A JP 2004514960A JP 2001585024 A JP2001585024 A JP 2001585024A JP 2001585024 A JP2001585024 A JP 2001585024A JP 2004514960 A JP2004514960 A JP 2004514960A
Authority
JP
Japan
Prior art keywords
converting
remainder
crns
qrns
modular
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001585024A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004514960A5 (enExample
Inventor
メロット　ジョナサン　ディー．
Original Assignee
ジ　アテナ　グループ　インコーポレーティッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by ジ　アテナ　グループ　インコーポレーティッド filed Critical ジ　アテナ　グループ　インコーポレーティッド
Publication of JP2004514960A publication Critical patent/JP2004514960A/ja
Publication of JP2004514960A5 publication Critical patent/JP2004514960A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • H03M7/18—Conversion to or from residue codes
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
    • G06F7/72—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic
    • G06F7/729—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers using residue arithmetic using representation by a residue number system

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
  • Apparatus For Radiation Diagnosis (AREA)
  • Error Detection And Correction (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
  • Transition And Organic Metals Composition Catalysts For Addition Polymerization (AREA)
JP2001585024A 2000-05-12 2000-10-03 剰余演算を用いて計算を行う方法および装置 Pending JP2004514960A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/569,944 US7523151B1 (en) 2000-05-12 2000-05-12 Method and apparatus for performing computations using residue arithmetic
PCT/US2000/027221 WO2001088694A1 (en) 2000-05-12 2000-10-03 Method and apparatus for performing computations using residue arithmetic

Publications (2)

Publication Number Publication Date
JP2004514960A true JP2004514960A (ja) 2004-05-20
JP2004514960A5 JP2004514960A5 (enExample) 2007-11-22

Family

ID=24277555

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001585024A Pending JP2004514960A (ja) 2000-05-12 2000-10-03 剰余演算を用いて計算を行う方法および装置

Country Status (7)

Country Link
US (3) US7523151B1 (enExample)
EP (1) EP1281118B1 (enExample)
JP (1) JP2004514960A (enExample)
AT (1) ATE347133T1 (enExample)
AU (1) AU2000276258A1 (enExample)
DE (1) DE60032181T2 (enExample)
WO (1) WO2001088694A1 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006195563A (ja) * 2005-01-11 2006-07-27 Renesas Technology Corp 演算処理装置
KR101171199B1 (ko) 2011-03-29 2012-08-06 경남대학교 산학협력단 Ｃｒｔ를 이용한 고속 승산 장치 및 방법

Families Citing this family (36)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2895605A1 (fr) * 2005-12-22 2007-06-29 Thomson Licensing Sas Procede de reception d'un signal a porteuses multiples, procede d'emission, recepteur et emetteur correspondants
US8312551B2 (en) 2007-02-15 2012-11-13 Harris Corporation Low level sequence as an anti-tamper Mechanism
US8611530B2 (en) 2007-05-22 2013-12-17 Harris Corporation Encryption via induced unweighted errors
US20090104357A1 (en) * 2007-10-17 2009-04-23 Dattilo Vincent P Mutli-layer composite coloring coating process
US8363830B2 (en) 2008-02-07 2013-01-29 Harris Corporation Cryptographic system configured to perform a mixed radix conversion with a priori defined statistical artifacts
US8320557B2 (en) 2008-05-08 2012-11-27 Harris Corporation Cryptographic system including a mixed radix number generator with chosen statistical artifacts
US8325702B2 (en) 2008-08-29 2012-12-04 Harris Corporation Multi-tier ad-hoc network in which at least two types of non-interfering waveforms are communicated during a timeslot
US8351484B2 (en) 2008-12-29 2013-01-08 Harris Corporation Communications system employing chaotic spreading codes with static offsets
US8406276B2 (en) 2008-12-29 2013-03-26 Harris Corporation Communications system employing orthogonal chaotic spreading codes
US8457077B2 (en) 2009-03-03 2013-06-04 Harris Corporation Communications system employing orthogonal chaotic spreading codes
US8509284B2 (en) * 2009-06-08 2013-08-13 Harris Corporation Symbol duration dithering for secured chaotic communications
US8428102B2 (en) * 2009-06-08 2013-04-23 Harris Corporation Continuous time chaos dithering
US8428103B2 (en) 2009-06-10 2013-04-23 Harris Corporation Discrete time chaos dithering
US8363700B2 (en) * 2009-07-01 2013-01-29 Harris Corporation Rake receiver for spread spectrum chaotic communications systems
US8379689B2 (en) * 2009-07-01 2013-02-19 Harris Corporation Anti-jam communications having selectively variable peak-to-average power ratio including a chaotic constant amplitude zero autocorrelation waveform
US8385385B2 (en) 2009-07-01 2013-02-26 Harris Corporation Permission-based secure multiple access communication systems
US8369376B2 (en) 2009-07-01 2013-02-05 Harris Corporation Bit error rate reduction in chaotic communications
US8406352B2 (en) 2009-07-01 2013-03-26 Harris Corporation Symbol estimation for chaotic spread spectrum signal
US8340295B2 (en) * 2009-07-01 2012-12-25 Harris Corporation High-speed cryptographic system using chaotic sequences
US8428104B2 (en) 2009-07-01 2013-04-23 Harris Corporation Permission-based multiple access communications systems
US8369377B2 (en) 2009-07-22 2013-02-05 Harris Corporation Adaptive link communications using adaptive chaotic spread waveform
US8848909B2 (en) 2009-07-22 2014-09-30 Harris Corporation Permission-based TDMA chaotic communication systems
US20110137969A1 (en) * 2009-12-09 2011-06-09 Mangesh Sadafale Apparatus and circuits for shared flow graph based discrete cosine transform
US8345725B2 (en) * 2010-03-11 2013-01-01 Harris Corporation Hidden Markov Model detection for spread spectrum waveforms
RU2503992C2 (ru) * 2011-09-27 2014-01-10 Федеральное государственное автономное образовательное учреждение высшего профессионального образования "Северо-Кавказский федеральный университет" Устройство для сравнения чисел, представленных в системе остаточных классов
US9712185B2 (en) * 2012-05-19 2017-07-18 Olsen Ip Reserve, Llc System and method for improved fractional binary to fractional residue converter and multipler
US9179406B2 (en) * 2012-10-17 2015-11-03 Qualcomm Incorporated Method and apparatus for enhanced sleep mode tiering to optimize standby time and test yield
RU2557444C1 (ru) * 2014-07-16 2015-07-20 Федеральное государственное бюджетное образовательное учреждение высшего образования "Вятский государственный университет" Устройство для сравнения чисел в системе остаточных классов на основе интервально-позиционных характеристик
WO2016021472A1 (ja) * 2014-08-05 2016-02-11 シャープ株式会社 撮像パネルの製造方法、撮像パネル、及びｘ線撮像装置
EP3513293A4 (en) * 2016-09-16 2020-05-20 University Of Southern California SYSTEMS AND METHODS FOR MITIGATING DEFECTS IN COMBINATORIAL LOGIC
US10387122B1 (en) 2018-05-04 2019-08-20 Olsen Ip Reserve, Llc Residue number matrix multiplier
US10992314B2 (en) * 2019-01-21 2021-04-27 Olsen Ip Reserve, Llc Residue number systems and methods for arithmetic error detection and correction
US11029920B1 (en) 2020-10-21 2021-06-08 Chariot Technologies Lab, Inc. Execution of a conditional statement by an arithmetic and/or bitwise unit
RU2747371C1 (ru) * 2020-10-22 2021-05-04 федеральное государственное автономное образовательное учреждение высшего образования "Северо-Кавказский федеральный университет" Устройство определения знака числа, представленного в системе остаточных классов
US11669665B1 (en) * 2020-11-16 2023-06-06 Synopsys, Inc. Application-specific integrated circuit (ASIC) synthesis based on lookup table (LUT) mapping and optimization
RU2767450C1 (ru) * 2021-04-01 2022-03-17 федеральное государственное автономное образовательное учреждение высшего образования "Северо-Кавказский федеральный университет" Способ определения знака числа в системе остаточных классов

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61271536A (ja) * 1985-05-27 1986-12-01 Matsushita Electric Ind Co Ltd 論理演算装置
JPH1021057A (ja) * 1996-06-28 1998-01-23 Hitachi Ltd データ処理装置及びマイクロコンピュータ

Family Cites Families (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3609328A (en) * 1968-12-19 1971-09-28 Bell Telephone Labor Inc Multiaperture ferrite residue arithmetic unit
US4107783A (en) * 1977-02-02 1978-08-15 The Board Of Trustees Of The Leland Stanford Junior University System for processing arithmetic information using residue arithmetic
US4281391A (en) 1979-01-15 1981-07-28 Leland Stanford Junior University Number theoretic processor
US4363106A (en) 1980-08-13 1982-12-07 Environmental Research Institute Of Michigan Computation module for addition and multiplication in residue arithmetic
US4506340A (en) 1983-04-04 1985-03-19 Honeywell Information Systems Inc. Method and apparatus for producing the residue of the product of two residues
US4709345A (en) 1985-04-04 1987-11-24 Harris Corporation Apparatus for executing Chinese remainder theorem for residue decoding through quotient-remainder conversion
GB8703136D0 (en) 1987-02-11 1987-03-18 Univ Cardiff Filtering electrical signals
CA1318027C (en) 1987-10-12 1993-05-18 Jun Takayama Method and apparatus for encoding and decoding data in residue number system
FR2622713A1 (fr) 1987-10-30 1989-05-05 Thomson Csf Circuit de calcul utilisant une arithmetique residuelle
US4948959A (en) * 1988-07-15 1990-08-14 The Boeing Company Optical computer including pipelined conversion of numbers to residue representation
JP2930325B2 (ja) 1989-07-29 1999-08-03 ソニー株式会社 ディジタル信号処理回路
US5077793A (en) * 1989-09-29 1991-12-31 The Boeing Company Residue number encryption and decryption system
US5107451A (en) 1990-01-30 1992-04-21 The Boeing Company Method and apparatus for pipelined detection of overflow in residue arithmetic multiplication
JPH05252045A (ja) 1992-03-04 1993-09-28 Sony Corp 剰余演算処理回路
US5424971A (en) 1992-11-12 1995-06-13 Vlsi Technology, Inc. Unsigned constant multiplier compiler
US5619535A (en) * 1994-07-27 1997-04-08 Alvarez, Jr.; Cesar E. Digital frequency synthesizer
US6195386B1 (en) * 1994-09-26 2001-02-27 Texas Instruments Incorporated Parallel decision feedback equalizer
US5987487A (en) 1996-03-11 1999-11-16 Cirrus Logic, Inc. Methods and apparatus for the processing of digital signals

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS61271536A (ja) * 1985-05-27 1986-12-01 Matsushita Electric Ind Co Ltd 論理演算装置
JPH1021057A (ja) * 1996-06-28 1998-01-23 Hitachi Ltd データ処理装置及びマイクロコンピュータ

Non-Patent Citations (3)

* Cited by examiner, † Cited by third party
Title
JPN6010013818, Ｍｅｅｈａｎ ｅｔ ａｌ．, ""Ａｎ Ｕｎｉｖｅｒｓａｌ Ｉｎｐｕｔ ａｎｄ Ｏｕｔｐｕｔ ＲＮＳ Ｃｏｎｖｅｒｔｅｒ"", ＩＥＥＥ Ｔｒａｎｓａｃｔｉｏｎｓ ｏｎ Ｃｉｒｃｕｉｔｓ ａｎｄ Ｓｙｓｔｅｍｓ, 199006, Ｖｏｌ．３７， Ｎｏ．６, Ｐ．７９９−８０３, US *
JPN6010013821, 岩村恵市、外, "高速ＲＳＡ暗号装置の構成法", 電子情報通信学会技術研究報告, 19910308, Ｖｏｌ．９０， Ｎｏ．４６０, Ｐ．２５−３２, JP, 社団法人電子情報通信学会 *
JPN6010017594, Ｔａｙｌｏｒ, ""Ｒｅｓｉｄｕｅ Ａｒｉｔｈｍｅｔｉｃ： Ａ Ｔｕｔｏｒｉａｌ ｗｉｔｈ Ｅｘａｍｐｌｅｓ"", ＩＥＥＥ Ｃｏｍｐｕｔｅｒ, 198405, Ｖｏｌ．１７， Ｎｏ．５, Ｐ．５０−６２, US *

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006195563A (ja) * 2005-01-11 2006-07-27 Renesas Technology Corp 演算処理装置
KR101171199B1 (ko) 2011-03-29 2012-08-06 경남대학교 산학협력단 Ｃｒｔ를 이용한 고속 승산 장치 및 방법

Also Published As

Publication number Publication date
AU2000276258A1 (en) 2001-11-26
US8965943B2 (en) 2015-02-24
ATE347133T1 (de) 2006-12-15
EP1281118B1 (en) 2006-11-29
US8180821B2 (en) 2012-05-15
US20120284319A1 (en) 2012-11-08
DE60032181D1 (de) 2007-01-11
EP1281118A1 (en) 2003-02-05
US20100030832A1 (en) 2010-02-04
DE60032181T2 (de) 2007-03-29
WO2001088694A1 (en) 2001-11-22
US7523151B1 (en) 2009-04-21

Similar Documents

Publication Publication Date Title
JP2004514960A (ja) 剰余演算を用いて計算を行う方法および装置
Renteria-Mejia et al. High-throughput ring-LWE cryptoprocessors
Arnold et al. Redundant logarithmic arithmetic
Kumar et al. A New Fast and Area-Efficient Adder-Based Sign Detector for RNS {$2^{n}-1, 2^{n}, 2^{n}+ 1$}
Rajesh et al. FPGA implementation of multiplier-accumulator unit using Vedic multiplier and reversible gates
Nguyen et al. Design of polynomial NTT and INTT accelerator for post-quantum cryptography CRYSTALS-Kyber
Imran et al. A versatile and flexible multiplier generator for large integer polynomials
JP3551113B2 (ja) 除算器
Premkumar A formal framework for conversion from binary to residue numbers
Varma et al. VLSI realization of hybrid fast Fourier transform using reconfigurable booth multiplier
Meyer-Bäse et al. A parallel CORDIC architecture dedicated to compute the Gaussian potential function in neural networks
De et al. Fast parallel algorithm for ternary multiplication using multivalued I/sup 2/L technology
Cardarilli et al. RNS implementation of high performance filters for satellite demultiplexing
Yamani et al. Area Efficient Sparse-4 Diminished-1 Modulo 2 n+ 1 Adder
Hiasat et al. Design and implementation of a fast and compact residue-based semi-custom VLSI arithmetic chip
Gorodecky et al. Modular Arithmetic Based on Boolean Functions: A Divide and Conquer Approach
Haridoss et al. Comparative Analysis of Digital FIR Filter using Various Types of Modular Arithmetic Algorithms
Smyk et al. High level synthesis in FPGA of TCS/RNS converter
WO2025018991A1 (en) Efficient residual number system multiplication for selected prime moduli
Kumar et al. Design and analysis of RNS-based sign detector for moduli set {2^ n, 2^ n-1, 2^ n+ 1}
Poczekajlo et al. Low Latency Recoding CORDIC Algorithm for FPGA Implementation
Blad et al. Redundancy reduction for high-speed FIR filter architectures based on carry-save adder trees
Wilson et al. Low Power FIR Filter using Karatsuba Multiplier.
Berkeman et al. A low logic depth complex multiplier
Bishnoi et al. VLSI Implementation & analysis of area and speed in QSD and Vedic ALU

Legal Events

Date Code Title Description
A521 Request for written amendment filed

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20071002

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20071002

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20090123

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20100301

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20100331

A601 Written request for extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A601

Effective date: 20100628

A602 Written permission of extension of time

Free format text: JAPANESE INTERMEDIATE CODE: A602

Effective date: 20100705

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20101124