JP2004507163A - スイッチ・ファブリック・チップセット・システムを介した送信用にパケットを準備するためのシステム、方法および製造品 - Google Patents

スイッチ・ファブリック・チップセット・システムを介した送信用にパケットを準備するためのシステム、方法および製造品 Download PDF

Info

Publication number
JP2004507163A
JP2004507163A JP2002520493A JP2002520493A JP2004507163A JP 2004507163 A JP2004507163 A JP 2004507163A JP 2002520493 A JP2002520493 A JP 2002520493A JP 2002520493 A JP2002520493 A JP 2002520493A JP 2004507163 A JP2004507163 A JP 2004507163A
Authority
JP
Japan
Prior art keywords
packet
switch fabric
port
memory
switch
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2002520493A
Other languages
English (en)
Japanese (ja)
Other versions
JP2004507163A5 (cg-RX-API-DMAC7.html
Inventor
チャン，ユー−スン
カン，ムー−キュン
Original Assignee
パイオン・カンパニー・リミテッド
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by パイオン・カンパニー・リミテッド filed Critical パイオン・カンパニー・リミテッド
Publication of JP2004507163A publication Critical patent/JP2004507163A/ja
Publication of JP2004507163A5 publication Critical patent/JP2004507163A5/ja
Pending legal-status Critical Current

Links

Images

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/24—Traffic characterised by specific attributes, e.g. priority or QoS
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L47/00—Traffic control in data switching networks
    • H04L47/10—Flow control; Congestion control
    • H04L47/33—Flow control; Congestion control using forward notification
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/25—Routing or path finding in a switch fabric
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/901—Buffering arrangements using storage descriptor, e.g. read or write pointers
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/90—Buffering arrangements
    • H04L49/9042—Separate storage for different parts of the packet, e.g. header and payload
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3018—Input queuing
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/35—Switches specially adapted for specific applications
    • H04L49/351—Switches specially adapted for specific applications for local area network [LAN], e.g. Ethernet switches
    • H04L49/352—Gigabit ethernet switching [GBPS]
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L69/00—Network arrangements, protocols or services independent of the application payload and not provided for in the other groups of this subclass
    • H04L69/22—Parsing or analysis of headers

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
JP2002520493A 2000-08-11 2001-08-09 スイッチ・ファブリック・チップセット・システムを介した送信用にパケットを準備するためのシステム、方法および製造品 Pending JP2004507163A (ja)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
US22503400P 2000-08-11 2000-08-11
US66918400A 2000-09-25 2000-09-25
PCT/US2001/025075 WO2002015495A1 (en) 2000-08-11 2001-08-09 System, method and article of manufacture for preparing a packet for transmission through a switch fabric chipset system

Publications (2)

Publication Number Publication Date
JP2004507163A true JP2004507163A (ja) 2004-03-04
JP2004507163A5 JP2004507163A5 (cg-RX-API-DMAC7.html) 2005-01-06

Family

ID=26919239

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002520493A Pending JP2004507163A (ja) 2000-08-11 2001-08-09 スイッチ・ファブリック・チップセット・システムを介した送信用にパケットを準備するためのシステム、方法および製造品

Country Status (4)

Country Link
EP (1) EP1236317A1 (cg-RX-API-DMAC7.html)
JP (1) JP2004507163A (cg-RX-API-DMAC7.html)
AU (1) AU2001284798A1 (cg-RX-API-DMAC7.html)
WO (1) WO2002015495A1 (cg-RX-API-DMAC7.html)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7460531B2 (en) * 2003-10-27 2008-12-02 Intel Corporation Method, system, and program for constructing a packet

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CA2236188C (en) * 1998-04-28 2002-10-01 Thomas Alexander Firmware controlled transmit datapath for high-speed packet switches

Also Published As

Publication number Publication date
WO2002015495A1 (en) 2002-02-21
EP1236317A1 (en) 2002-09-04
AU2001284798A1 (en) 2002-02-25

Similar Documents

Publication Publication Date Title
JP2004507165A (ja) スイッチ・ファブリックにおけるスイッチング・テーブル更新
JP2004507136A (ja) 入力データグラムをスイッチ・ファブリック・チップセット・システムにおけるスイッチ・マトリックスに格納するためのシステム、方法および製造品
JP2004507165A5 (cg-RX-API-DMAC7.html)
JP2004507136A5 (cg-RX-API-DMAC7.html)
US9356880B1 (en) Multi-link routing
CN100405344C (zh) 用于在交换结构中分发缓冲区状态信息的装置和方法
JP2004507160A (ja) パケットをポート・コントローラからスイッチ・ファブリックへ転送するためのシステムおよび方法
US7319669B1 (en) Method and system for controlling packet flow in networks
US6571291B1 (en) Apparatus and method for validating and updating an IP checksum in a network switching system
US6628615B1 (en) Two level virtual channels
JP3645734B2 (ja) ネットワーク中継装置及びネットワーク中継方法
US4991172A (en) Design of a high speed packet switching node
US7782857B2 (en) Logical separation and accessing of descriptor memories
US9137166B2 (en) In-order traffic aggregation with reduced buffer usage
JP2000503828A (ja) データネットワーク上でデータパケットをスイッチングする方法および装置
JP4182180B2 (ja) ネットワーク中継装置及びネットワーク中継方法
US8824468B2 (en) System and method for parsing frames
JP2003521156A (ja) 単一のリングデータバス接続構成を用いてメモリを共有する装置および方法
EP1303949B1 (en) Apparatus and method for buffer-free evaluation of packet data bytes with multiple min terms
JP3645735B2 (ja) ネットワーク中継装置及びネットワーク中継方法
JP2004507164A (ja) 新しいスイッチ・ファブリック・チップセット・システムおよび方法
JP2004507164A5 (cg-RX-API-DMAC7.html)
JP2004507163A (ja) スイッチ・ファブリック・チップセット・システムを介した送信用にパケットを準備するためのシステム、方法および製造品
AU2003252054A1 (en) Packet processing engine
JP2004507163A5 (cg-RX-API-DMAC7.html)