JP2004254336A - Horizontal deflection circuit for crt - Google Patents

Horizontal deflection circuit for crt Download PDF

Info

Publication number
JP2004254336A
JP2004254336A JP2004113034A JP2004113034A JP2004254336A JP 2004254336 A JP2004254336 A JP 2004254336A JP 2004113034 A JP2004113034 A JP 2004113034A JP 2004113034 A JP2004113034 A JP 2004113034A JP 2004254336 A JP2004254336 A JP 2004254336A
Authority
JP
Japan
Prior art keywords
horizontal
horizontal deflection
crt
circuit
current
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2004113034A
Other languages
Japanese (ja)
Other versions
JP3668803B2 (en
Inventor
Tsukasa Tashiro
司 田代
Hideto Okamura
秀人 岡村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Totoku Electric Co Ltd
Original Assignee
Totoku Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Totoku Electric Co Ltd filed Critical Totoku Electric Co Ltd
Priority to JP2004113034A priority Critical patent/JP3668803B2/en
Publication of JP2004254336A publication Critical patent/JP2004254336A/en
Application granted granted Critical
Publication of JP3668803B2 publication Critical patent/JP3668803B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Details Of Television Scanning (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a horizontal deflection circuit for a CRT which can sufficiently improve linearity of horizontal direction of a displaying picture, even when the frequency of the horizontal deflection is low. <P>SOLUTION: When the horizontal deflection frequency fh is low, a horizontal position control circuit 1 delays the timing of a horizontal deflection current (i), based on a horizontal position control signal CH from a microcomputer 10, and moves the image displaying area in a left direction of a screen. A DC superimposing circuit 11 superimposes a direct current id to the horizontal deflection current (i) flowing through a horizontal deflection coil 41, based on the DC control signal CI from the microcomputer 10 to move a horizontal scanning range in the right direction of the screen (cancels the movement of the image display area). Thus, the distortion in the horizontal direction of the displayed image is fully reduced. <P>COPYRIGHT: (C)2004,JPO&NCIPI

Description

本発明は、CRT用水平偏向回路に関し、さらに詳しくは、水平偏向周波数が低いときでも表示画像の水平方向のリニアリティ(直線性)を十分に高めることができるように改良したCRT用水平偏向回路に関する。   The present invention relates to a horizontal deflection circuit for a CRT, and more particularly, to a horizontal deflection circuit for a CRT improved so as to sufficiently increase the horizontal linearity (linearity) of a display image even when the horizontal deflection frequency is low. .

図5は、従来のCRT用水平偏向回路の一例を示す構成図である。
このCRT用水平偏向回路500は、入力された水平同期信号HDを水平位置制御信号CH’に応じて遅延させて遅延水平同期信号HD’を生成する水平位置制御回路1と,前記遅延水平同期信号HD’に周波数および位相が一致した水平偏向パルス電圧Vpを発生する水平発振回路2と,前記水平偏向パルス電圧Vpを増幅すると共に波形成形を行う水平ドライブ回路3と,トランジスタQ1のスイッチング動作および共振回路の働きにより水平偏向コイル41およびリニアリティコイル42に水平偏向電流i’を流す水平出力回路4と,その水平出力回路4で発生したフライバックパルスを昇圧してCRT(図示せず)のアノード電極に印加する高圧を発生させるフライバックトランス5と,画像表示位置が画面の中央になるように水平位置制御信号CH’を出力するマイクロコンピュータ50とを具備して構成されている。
FIG. 5 is a configuration diagram showing an example of a conventional CRT horizontal deflection circuit.
The CRT horizontal deflection circuit 500 includes a horizontal position control circuit 1 that delays an input horizontal synchronization signal HD according to a horizontal position control signal CH ′ to generate a delayed horizontal synchronization signal HD ′, A horizontal oscillation circuit 2 for generating a horizontal deflection pulse voltage Vp whose frequency and phase match HD ′, a horizontal drive circuit 3 for amplifying the horizontal deflection pulse voltage Vp and shaping the waveform, a switching operation and resonance of a transistor Q1 A horizontal output circuit 4 for supplying a horizontal deflection current i 'to the horizontal deflection coil 41 and the linearity coil 42 by the operation of the circuit, and a flyback pulse generated by the horizontal output circuit 4 is boosted to raise an anode electrode of a CRT (not shown). Transformer 5 for generating a high voltage applied to the screen and a horizontal position control so that the image display position is at the center of the screen. And a microcomputer 50 for outputting a control signal CH '.

次に、上記CRT用水平偏向回路500の動作について説明する。
図6に、水平偏向周波数fhが110kHzの場合を示す。図6の(a)に示すように、遅延同期信号HD’(実線)は、水平同期信号HD(点線)を前記水平位置制御信号CH’に相当する遅延時間τだけ遅延させた波形である。
周期T1は、9.09μsである。水平方向の画像表示位置は、図6の(a)に示した遅延同期信号HD’と,図6の(b)に示す表示信号との時間差により決まる。図6の(c)に示すように、水平偏向コイル41には、遅延同期信号HD’に同期した鋸歯状の水平偏向電流i’が流れる。水平偏向周波数fhが高ければ、水平走査期間Lにおける水平偏向電流i’の波形のリニアリティは高く、表示画像の水平方向のリニアリティは良好である。
図7に、水平偏向周波数fhが30kHzの場合を示す。図7の(a)に示すように、遅延同期信号HD’(実線)は、水平同期信号HD(点線)を前記遅延時間τだけ遅延させた波形である。周期Tは、33μsである。図7の(c)に示すように、水平偏向コイル41には、遅延同期信号HD’に同期した鋸歯状の水平偏向電流i’が流れる。水平偏向周波数fhが低いと、フライバックトランス5の特性等の影響により、期間Dで水平偏向電流i’の波形が鈍ってリニアリティが低くなり、表示画像の水平方向のリニアリティが悪化する。すなわち、図8に示すように、図7の(c)の期間Dに対応する低リニアリティ領域(左上がりの斜線領域)DFが、画像表示領域(右上がりの斜線領域)Gに重なり、この部分で画像に歪みを生じてしまう。なお、図中、Wは画面幅である。LFは、水平走査範囲(水平ラスター領域)である。Fは、CRTの管面幅である。
Next, the operation of the CRT horizontal deflection circuit 500 will be described.
FIG. 6 shows a case where the horizontal deflection frequency fh is 110 kHz. As shown in FIG. 6A, the delay synchronization signal HD ′ (solid line) has a waveform obtained by delaying the horizontal synchronization signal HD (dotted line) by a delay time τ corresponding to the horizontal position control signal CH ′.
The cycle T1 is 9.09 μs. The image display position in the horizontal direction is determined by the time difference between the delay synchronization signal HD 'shown in FIG. 6A and the display signal shown in FIG. As shown in FIG. 6C, a sawtooth horizontal deflection current i ′ synchronized with the delay synchronization signal HD ′ flows through the horizontal deflection coil 41. When the horizontal deflection frequency fh is high, the linearity of the waveform of the horizontal deflection current i ′ in the horizontal scanning period L is high, and the linearity of the display image in the horizontal direction is good.
FIG. 7 shows a case where the horizontal deflection frequency fh is 30 kHz. As shown in FIG. 7A, the delay synchronization signal HD ′ (solid line) is a waveform obtained by delaying the horizontal synchronization signal HD (dotted line) by the delay time τ. The period T is 33 μs. As shown in FIG. 7C, a sawtooth-shaped horizontal deflection current i ′ flows through the horizontal deflection coil 41 in synchronization with the delay synchronization signal HD ′. If the horizontal deflection frequency fh is low, the waveform of the horizontal deflection current i ′ is dull in the period D due to the influence of the characteristics of the flyback transformer 5 and the like, and the linearity is lowered, and the linearity of the displayed image in the horizontal direction is deteriorated. That is, as shown in FIG. 8, the low linearity area (left-upward shaded area) DF corresponding to the period D in FIG. 7C overlaps the image display area (right-upward shaded area) G, and Causes distortion in the image. In the figure, W is the screen width. LF is a horizontal scanning range (horizontal raster area). F is the screen width of the CRT.

従来、リニアリティ補正する技術(例えば、特許文献1参照。)やオーバースキャン技術(例えば、特許文献2参照。)が知られている。
特開平09−205562号公報 特開昭50−63826号公報
Conventionally, a linearity correction technique (for example, see Patent Document 1) and an overscan technique (for example, see Patent Document 2) are known.
JP 09-205562 A JP-A-50-63826

上記従来のCRT用水平偏向回路500では、水平偏向周波数が低いとき、表示画像のリニアリティが低下する問題点がある。
そこで、本発明の目的は、水平偏向周波数が低いときでも表示画像の水平方向のリニアリティを十分に高めることができるCRT用水平偏向回路を提供することにある。
In the conventional horizontal deflection circuit 500 for CRT, when the horizontal deflection frequency is low, there is a problem that the linearity of the displayed image is reduced.
SUMMARY OF THE INVENTION It is an object of the present invention to provide a CRT horizontal deflection circuit that can sufficiently increase the horizontal linearity of a displayed image even when the horizontal deflection frequency is low.

第1の観点では、本発明は、鋸歯状の水平偏向電流をCRTの水平偏向コイルに流して電子ビームを水平方向に走査するCRT用水平偏向回路であって、前記水平偏向電流の波形の全体のリニアリティは補正せずに、前記波形のリニアリティが高い走査期間の部分のみを使って画像を表示するように前記波形のタイミングを前記水平走査周波数に基づいて制御する表示制御手段を具備したことを特徴とするCRT用水平偏向回路を提供する。
上記第1の観点によるCRT用水平偏向回路では、波形のタイミングを水平走査周波数に基づいて制御し、水平偏向電流の波形のリニアリティが高い走査期間の部分のみを使って画像を表示するので、マルチスキャンディスプレイ装置で水平偏向周波数が変化し低くなったときでも表示画像の水平方向のリニアリティを十分に高めることが出来る。
According to a first aspect, the present invention is a horizontal deflection circuit for a CRT that scans an electron beam in a horizontal direction by flowing a sawtooth-shaped horizontal deflection current through a horizontal deflection coil of the CRT. A display control unit that controls the timing of the waveform based on the horizontal scanning frequency so that an image is displayed using only a portion of a scanning period in which the linearity of the waveform is high without correcting the linearity of the waveform. A characteristic horizontal deflection circuit for a CRT is provided.
In the horizontal deflection circuit for a CRT according to the first aspect, the timing of the waveform is controlled based on the horizontal scanning frequency, and an image is displayed using only a portion of the scanning period in which the linearity of the waveform of the horizontal deflection current is high. Even when the horizontal deflection frequency changes and becomes low in the scan display device, the horizontal linearity of the displayed image can be sufficiently increased.

本発明のCRT用水平偏向回路によれば、水平偏向電流の波形のリニアリティが低い(水平走査期間の一部で波形が鈍る)場合には、水平偏向電流の波形のリニアリティが高い走査期間のみを使って画像を表示できるので、表示画像の水平方向の歪みを十分に低減することが出来る。   According to the horizontal deflection circuit for CRT of the present invention, when the linearity of the waveform of the horizontal deflection current is low (the waveform becomes dull in a part of the horizontal scanning period), only the scanning period in which the linearity of the waveform of the horizontal deflection current is high is used. Since the image can be displayed using the image, the distortion of the displayed image in the horizontal direction can be sufficiently reduced.

以下、図に示す実施の形態により本発明をさらに詳細に説明する。なお、これにより本発明が限定されるものではない。   Hereinafter, the present invention will be described in more detail with reference to the embodiments shown in the drawings. Note that the present invention is not limited to this.

図1は、実施例1にかかるCRT用水平偏向回路を示す構成図である。
このCRT用水平偏向回路100は、入力された水平同期信号HDを水平位置制御信号CHに応じて遅延させて遅延水平同期信号HD’を生成する水平位置制御回路1と,前記遅延水平同期信号HD’に周波数および位相が一致した水平偏向パルス電圧Vpを発生する水平発振回路2と,前記水平偏向パルス電圧Vpを増幅すると共に波形成形を行う水平ドライブ回路3と,トランジスタQ1のスイッチング動作および共振回路の働きにより水平偏向コイル41およびリニアリティコイル42に水平偏向電流iを流す水平出力回路4と,その水平出力回路4で発生したフライバックパルスを昇圧してCRT(図示せず)のアノード電極に印加する高圧を発生させるフライバックトランス5と,水平偏向周波数fhに応じて水平偏向電流の波形のリニアリティが高い走査期間のみを使うべく画像表示位置を移動する水平位置制御信号CHを出力すると共に画像表示位置が画面の中央になるように直流電流制御信号CIを出力するマイクロコンピュータ10と,前記直流電流制御信号CIに応じた直流電流idを前記水平偏向電流iに重畳する直流電流重畳回路11を具備して構成されている。
FIG. 1 is a configuration diagram illustrating a CRT horizontal deflection circuit according to the first embodiment.
The CRT horizontal deflection circuit 100 includes a horizontal position control circuit 1 that delays the input horizontal synchronization signal HD according to a horizontal position control signal CH to generate a delayed horizontal synchronization signal HD ′, and the delayed horizontal synchronization signal HD. ′, A horizontal oscillation circuit 2 for generating a horizontal deflection pulse voltage Vp having the same frequency and phase, a horizontal drive circuit 3 for amplifying the horizontal deflection pulse voltage Vp and shaping the waveform, a switching operation and a resonance circuit for the transistor Q1. , A horizontal output circuit 4 for supplying a horizontal deflection current i to the horizontal deflection coil 41 and the linearity coil 42, and a flyback pulse generated by the horizontal output circuit 4 is boosted and applied to an anode electrode of a CRT (not shown). And a flyback transformer 5 for generating a high voltage, and a horizontal deflection current waveform corresponding to the horizontal deflection frequency fh. A microcomputer 10 for outputting a horizontal position control signal CH for moving an image display position so as to use only a scan period having a high nearness and outputting a DC current control signal CI so that the image display position is at the center of the screen; It comprises a DC current superimposing circuit 11 for superimposing a DC current id according to the current control signal CI on the horizontal deflection current i.

次に、このCRT用水平偏向回路100の動作について説明する。
水平偏向周波数fhが40〜110kHzの場合、CRT用水平偏向回路100の動作は、従来のCRT用水平偏向回路500(図5参照)の動作と基本的に同じである。マイクロコンピュータ10は、従来と同じ水平位置制御信号CH=CH’を出力すると共に、直流電流制御信号CIを出力しない。
Next, the operation of the CRT horizontal deflection circuit 100 will be described.
When the horizontal deflection frequency fh is 40 to 110 kHz, the operation of the CRT horizontal deflection circuit 100 is basically the same as the operation of the conventional CRT horizontal deflection circuit 500 (see FIG. 5). The microcomputer 10 outputs the same horizontal position control signal CH = CH ′ as before, and does not output the DC current control signal CI.

水平偏向周波数fhが30kHzの場合、マイクロコンピュータ10は、画像表示位置を画面の中央よりも左方向に移動するための水平位置制御信号CH=CH’+cdを出力する。図2の(a)に示すように、遅延同期信号HD’(実線)は、水平同期信号HD(点線)を、従来の遅延時間τ(図7参照)に前記cdに相当する遅延時間τcdを加えた遅延時間{τ+τcd}だけ遅延させた波形である。
周期Tは、33μsである。水平方向の画像表示位置は、図2の(a)に示した遅延同期信号HD’と,図2の(b)に示す表示信号との時間差により決まる。図2の(c)に示すように、水平偏向コイル41には、従来の水平偏向電流i’(一点鎖線)より前記遅延時間τcdだけ余分に遅延され且つ遅延同期信号HD’に同期した鋸歯状の水平偏向電流i(実線)が流れる。これにより、図3に示すように、画像表示領域G(右上がりの斜線斜線)が画面の中央より前記cdだけ左方向に移動し、図2の(c)の期間Dに対応する低リニアリティ領域DFとの重なりが無くなる。前記cdは、例えば画面幅Wの10%程度である。移動状態の理解を容易にするため、画面の中央に位置した画像表示領域を点線で示す。なお、図中、LFは、水平走査範囲である。Fは、CRTの管面幅である。
When the horizontal deflection frequency fh is 30 kHz, the microcomputer 10 outputs a horizontal position control signal CH = CH '+ cd for moving the image display position to the left from the center of the screen. As shown in FIG. 2A, the delay synchronization signal HD ′ (solid line) is obtained by converting the horizontal synchronization signal HD (dotted line) into the conventional delay time τ (see FIG. 7) and the delay time τcd corresponding to the cd. This is a waveform delayed by the added delay time {τ + τcd}.
The period T is 33 μs. The image display position in the horizontal direction is determined by the time difference between the delay synchronization signal HD 'shown in FIG. 2A and the display signal shown in FIG. 2B. As shown in FIG. 2 (c), the horizontal deflection coil 41 has a sawtooth shape which is delayed by the delay time τcd more than the conventional horizontal deflection current i ′ (dashed line) and synchronized with the delay synchronization signal HD ′. The horizontal deflection current i (solid line) flows. As a result, as shown in FIG. 3, the image display area G (upward diagonal oblique line) moves leftward by the cd from the center of the screen, and the low linearity area corresponding to the period D of FIG. The overlap with the DF is eliminated. The cd is, for example, about 10% of the screen width W. To facilitate understanding of the moving state, an image display area located at the center of the screen is indicated by a dotted line. In the drawing, LF is a horizontal scanning range. F is the screen width of the CRT.

マイクロコンピュータ10は、前記画像表示領域Gの移動を相殺するように水平走査範囲を移動するため、前記水平偏向電流iに直流電流idを重畳させる直流電流制御信号CIを出力する。図2の(d)に示すように、水平偏向コイル41には、電流{i+id}が流れる。これにより、図4に示すように、水平走査範囲LF(実線)が右方向に前記cdだけ移動し、画像表示領域Gが画面の中央に位置する。直流電流idを重畳する前の水平走査範囲を点線で示す。   The microcomputer 10 outputs a DC current control signal CI for superimposing a DC current id on the horizontal deflection current i in order to move the horizontal scanning range so as to cancel the movement of the image display area G. As shown in FIG. 2D, a current {i + id} flows through the horizontal deflection coil 41. Thereby, as shown in FIG. 4, the horizontal scanning range LF (solid line) moves rightward by the cd, and the image display area G is positioned at the center of the screen. The horizontal scanning range before the DC current id is superimposed is indicated by a dotted line.

なお、上記動作では、説明の都合上、水平位置制御信号CHの出力と,直流電流制御信号CIの出力とに時間差を設けたが、水平位置制御信号CHおよび直流電流制御信号CIを同時に出力してもよい。   In the above operation, for the sake of explanation, a time difference is provided between the output of the horizontal position control signal CH and the output of the DC current control signal CI, but the horizontal position control signal CH and the DC current control signal CI are output simultaneously. You may.

以上のCRT用水平偏向回路100によれば、水平偏向周波数fhが低い場合、水平位置制御回路1により画像表示領域Gを画面の中央より左方向に移動すると共に、直流電流重畳回路11により水平偏向コイル41を流れる水平偏向電流iに直流電流idを重畳して画像表示領域Gを画面の中央に戻すので、水平偏向電流iの波形のリニアリティが高い走査期間のみを使って画像を表示することが出来る。   According to the horizontal deflection circuit 100 for CRT described above, when the horizontal deflection frequency fh is low, the image display area G is moved leftward from the center of the screen by the horizontal position control circuit 1 and the horizontal deflection is performed by the DC current superposition circuit 11. Since the DC current id is superimposed on the horizontal deflection current i flowing through the coil 41 and the image display area G is returned to the center of the screen, an image can be displayed using only the scanning period in which the waveform of the horizontal deflection current i has high linearity. I can do it.

本発明のCRT用水平偏向回路は、水平偏向周波数が30kHz〜110kHz程度の範囲で変化するマルチスキャンディスプレイ装置に有用である。   The horizontal deflection circuit for a CRT according to the present invention is useful for a multi-scan display device in which the horizontal deflection frequency changes in a range of about 30 kHz to 110 kHz.

本発明の実施例1にかかるCRT用水平偏向回路を示す構成図である。1 is a configuration diagram illustrating a CRT horizontal deflection circuit according to a first embodiment of the present invention. 図1のCRT用水平偏向回路における各部の波形図である。FIG. 2 is a waveform chart of each part in the horizontal deflection circuit for CRT in FIG. 1. 図1のCRT用水平偏向回路により走査された画面の状態を示す説明図である。FIG. 2 is an explanatory diagram showing a state of a screen scanned by the horizontal deflection circuit for CRT in FIG. 1. 図1のCRT用水平偏向回路により走査された画面の状態を示す別の説明図である。FIG. 2 is another explanatory diagram showing a state of a screen scanned by the horizontal deflection circuit for CRT in FIG. 1. 従来のCRT用水平偏向回路の一例を示す回路図である。FIG. 9 is a circuit diagram showing an example of a conventional horizontal deflection circuit for CRT. 図5のCRT用水平偏向回路における各部の波形図である。FIG. 6 is a waveform chart of each part in the horizontal deflection circuit for CRT in FIG. 5. 図5のCRT用水平偏向回路により走査された画面の状態を示す説明図である。FIG. 6 is an explanatory diagram showing a state of a screen scanned by the horizontal deflection circuit for CRT in FIG. 5. 図5のCRT用水平偏向回路により走査された画面の状態を示す別の説明図である。FIG. 6 is another explanatory diagram showing a state of a screen scanned by the horizontal deflection circuit for CRT in FIG. 5.

符号の説明Explanation of reference numerals

100 CRT用水平偏向回路
1 水平位置制御回路
2 水平発振回路
3 水平ドライブ回路
4 水平出力回路
5 フライバックトランス
10 マイクロコンピュータ
11 直流電流重畳回路
41 水平偏向コイル
42 リニアリティコイル
CH 水平位置制御信号
CI 直流電流制御信号
HD 水平同期信号
HD’ 遅延水平同期信号
i 水平偏向電流
id 直流電流
Vp 水平偏向パルス電圧
Reference Signs List 100 horizontal deflection circuit for CRT 1 horizontal position control circuit 2 horizontal oscillation circuit 3 horizontal drive circuit 4 horizontal output circuit 5 flyback transformer 10 microcomputer 11 DC current superposition circuit 41 horizontal deflection coil 42 linearity coil CH horizontal position control signal CI DC current Control signal HD Horizontal synchronization signal HD 'Delayed horizontal synchronization signal i Horizontal deflection current id DC current Vp Horizontal deflection pulse voltage

Claims (1)

鋸歯状の水平偏向電流をCRTの水平偏向コイルに流して電子ビームを水平方向に走査するCRT用水平偏向回路であって、
前記水平偏向電流の波形の全体のリニアリティは補正せずに、前記波形のリニアリティが高い走査期間の部分のみを使って画像を表示するように前記波形のタイミングを前記水平走査周波数に基づいて制御する表示制御手段を具備したことを特徴とするCRT用水平偏向回路。
A horizontal deflection circuit for a CRT which scans an electron beam in a horizontal direction by flowing a sawtooth-shaped horizontal deflection current to a horizontal deflection coil of the CRT,
The timing of the waveform is controlled based on the horizontal scanning frequency so that an image is displayed using only a portion of a scanning period in which the linearity of the waveform is high without correcting the overall linearity of the waveform of the horizontal deflection current. A horizontal deflection circuit for a CRT, comprising display control means.
JP2004113034A 2004-04-07 2004-04-07 Horizontal deflection circuit for CRT Expired - Fee Related JP3668803B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2004113034A JP3668803B2 (en) 2004-04-07 2004-04-07 Horizontal deflection circuit for CRT

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2004113034A JP3668803B2 (en) 2004-04-07 2004-04-07 Horizontal deflection circuit for CRT

Related Parent Applications (1)

Application Number Title Priority Date Filing Date
JP27831798A Division JP3569818B2 (en) 1998-09-30 1998-09-30 Horizontal deflection circuit for CRT

Publications (2)

Publication Number Publication Date
JP2004254336A true JP2004254336A (en) 2004-09-09
JP3668803B2 JP3668803B2 (en) 2005-07-06

Family

ID=33028573

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2004113034A Expired - Fee Related JP3668803B2 (en) 2004-04-07 2004-04-07 Horizontal deflection circuit for CRT

Country Status (1)

Country Link
JP (1) JP3668803B2 (en)

Also Published As

Publication number Publication date
JP3668803B2 (en) 2005-07-06

Similar Documents

Publication Publication Date Title
TWI239495B (en) Apparatus and method for removing horizontal moire in cathode-ray tube monitor
JP3668803B2 (en) Horizontal deflection circuit for CRT
JP3569818B2 (en) Horizontal deflection circuit for CRT
JPH10293552A (en) Automatic convergent circuit for monitor
JP3672771B2 (en) Deflection device
KR100190534B1 (en) Horizontal deflection output circuit
JPH02292964A (en) Horizontal deflecting circuit
JP2747137B2 (en) Television receiver
JPH0514912A (en) Digital convergence device
JPH0636558B2 (en) Horizontal blanking pulse generator
JPH08172543A (en) Reciprocating deflection type crt display device
JP2003230021A (en) Vertical deflection circuit and video display apparatus
WO2002093941A1 (en) Restration adjuser and registration adjusting method
JP2004282521A (en) Vertical deflection circuit and video display apparatus
JPH03145378A (en) Deflection circuit
JPH0792928A (en) Screen width correcting circuit
JP2000050100A (en) Vertical deflection circuit
JP2004304654A (en) Video signal processing circuit and video display device equipped with the same
JP2004279850A (en) Video display unit
JPH07336705A (en) Image correction device
JP2000004375A (en) Distortion correction wave generation circuit
JPH11146223A (en) Horizontal deflector
JPH07154631A (en) Display device
JP2001078051A (en) Display
JPH11341299A (en) Bidirectional deflection system

Legal Events

Date Code Title Description
TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20050322

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20050323

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20090422

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100422

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110422

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120422

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees