JP2004128483A - The vertical boring method for silicon substrate - Google Patents

The vertical boring method for silicon substrate Download PDF

Info

Publication number
JP2004128483A
JP2004128483A JP2003205299A JP2003205299A JP2004128483A JP 2004128483 A JP2004128483 A JP 2004128483A JP 2003205299 A JP2003205299 A JP 2003205299A JP 2003205299 A JP2003205299 A JP 2003205299A JP 2004128483 A JP2004128483 A JP 2004128483A
Authority
JP
Japan
Prior art keywords
silicon substrate
silicon
opening
hole
anisotropic etching
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2003205299A
Other languages
Japanese (ja)
Other versions
JP4184885B2 (en
Inventor
Akio Morii
森井 明雄
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Dai Nippon Printing Co Ltd
Original Assignee
Dai Nippon Printing Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Dai Nippon Printing Co Ltd filed Critical Dai Nippon Printing Co Ltd
Priority to JP2003205299A priority Critical patent/JP4184885B2/en
Publication of JP2004128483A publication Critical patent/JP2004128483A/en
Application granted granted Critical
Publication of JP4184885B2 publication Critical patent/JP4184885B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Images

Landscapes

  • Weting (AREA)
  • Formation Of Insulating Films (AREA)
  • Pressure Sensors (AREA)
  • Drying Of Semiconductors (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To provide a vertical boring process for a silicon substrate where the cost is low, a bore of even dimension can be bored on a silicone substrate of big diameter and boring of big aspect ratio can be performed. <P>SOLUTION: The method is the vertical boring method for the silicon substrate. In the vertical boring processing to the silicon substrate by using anisotropic etching with an alkali solution, the silicon substrate whose crystal plane orientation is [211] is used, the opening of a hole is of square or rectangle, the crystal plane orientation of a side wall at the hole comprises [111] and [110]. In addition, before the anisotropic etching is performed, boring is partially performed on the opening at the hole in advance to remove the silicon from a boring section. A bore of even dimension can be bored in the silicon substrate of big dimension at a low cost and boring of big aspect ratio can be obtained. <P>COPYRIGHT: (C)2004,JPO

Description

【0001】
【発明の属する技術分野】
本発明は、シリコン基板への垂直穴加工方法に関するものである。
【0002】
【従来の技術】
シリコン基板は半導体や光通信の素材としてはもとより、優れた加工性、強度、物性を有するため、シリコン基板に微細加工を行い、圧力センサ−、加速度センサ−等のマイクロマシン、インクジェットプリンタ−のノズル、X線露光用マスクや電子線投影露光用マスク、DMD(Digital Micromirror Device)の部材等の様々な分野で用いられている。シリコン基板は、単結晶のシリコンインゴットを所定の結晶面方位に切断し、研削やポリッシング等の工程を経て製造される。上記の様々な分野の製品を製造するには、シリコン結晶に微細加工技術や成膜技術等の加工技術を用いるが、各種の加工技術の中でも、シリコン基板に垂直穴加工する技術が基本的に共通する技術として重要性が高い。
【0003】
従来、シリコン基板への穴加工方法としては、以下のような技術が知られている。その方法の一つは、シリコン基板上にフォトレジスト、シリコン酸化膜等からなるシリコンエッチング時のマスク層を形成した後、プラズマドライエッチング加工によって垂直な穴を形成する方法である。また、別な方法として、シリコン基板の表面の結晶面方位が{100}あるいは{110}の基板上に、フォトレジスト、シリコン酸化膜等からなるマスク層を形成した後、エッチング速度が面方位に依存するアルカリ性のエッチング液を用いてウエットエッチング加工し、穴を形成する方法がある。さらに、ドライエッチングとウエットエッチングを組合せた方法もある。上記の方法を用いた例として、特許文献1や特許文献2が例示される。
【0004】
【特許文献1】
特開平9−11479号公報
【特許文献2】
特開平10−10706号公報
【0005】
しかし、上記の従来技術には、次のような問題があった。プラズマドライエッチングによる方法は、数100μmの厚さを有するシリコン層の加工面全域をドライエッチングのみで穴加工するには時間がかかりコスト高になるという問題と、穴加工部分の開口率によって、エッチング速度とその基板面内分布が変化するため、大口径のシリコン基板内で均一な寸法の穴加工を行なうことが困難であるという問題があった。さらに、穴加工した側壁の平坦性や垂直性が低いことも問題であった。また、結晶面方位が{100}あるいは{110}のシリコン基板にアルカリ性エッチング液を用いる方法は、側壁の平坦性は高いものの、穴の深さ方向にエッチング加工されるのと同時に、開口が広がる横方向にもエッチングが進行し、穴が深くなるほど穴の先端は狭くなるので、予め開口部を大きくする必要があり、アスペクト比(開口寸法に対する深さ寸法の比)の大きい穴加工が不可能であるという問題があつた。そのため、シリコンを垂直に穴加工する微細加工技術が求められていた。
【0006】
【発明が解決しようとする課題】
そこで、本発明はこのような問題点を解消するためになされたものである。その目的は、低コストで、大口径のシリコン基板内での均一な寸法の穴加工が可能であり、かつ、アスペクト比の大きい穴加工が可能なシリコン基板への垂直穴加工方法を提供することである。
【0007】
【課題を解決するための手段】
上記の課題を解決するために、請求項1の発明に係わるシリコン基板への垂直穴加工方法は、アルカリ性溶液による異方性エッチングを利用したシリコン基板への垂直穴加工において、結晶面方位が{211}であるシリコン基板を用い、穴の開口部が正方形もしくは長方形であり、穴の側壁の結晶面方位が{111}および{110}から成ることを特徴とするものである。
【0008】
請求項2の発明に係わるシリコン基板への垂直穴加工方法は、アルカリ性溶液による異方性エッチングの前に、開口部の一部を予め穴加工し、該予め穴加工した部分のシリコンを除去しておくことを特徴とするものである。
【0009】
請求項3の発明に係わるシリコン基板への垂直穴加工方法は、アルカリ性溶液による異方性エッチングの前に予め穴加工するパタ−ンの形状が、結晶面方位{211}面上において正方形、長方形、三角形、L字形のいずれか、もしくはその組合せであり、予め穴加工するパタ−ンの1辺が前記開口部の側壁の結晶面方位が{111}となる2辺の各辺で少なくとも一部を共通していることを特徴とするものである。
【0010】
請求項4の発明に係わるシリコン基板への垂直穴加工方法は、アルカリ性溶液による異方性エッチングの前に予め穴加工しておくのに、ドライエッチング加工もしくはレ−ザビ−ム加工を用いることを特徴とするものである。
【0011】
請求項5の発明に係わるシリコン基板への垂直穴加工方法は、アルカリ性溶液による異方性エッチングの前に予め穴加工しておくのに、異方性エッチングに用いるアルカリ性溶液中でレ−ザ光を開口部に垂直照射することを特徴とするものである。
【0012】
請求項6の発明に係わるシリコン基板への垂直穴加工方法は、アルカリ性溶液による異方性エッチングの前に、開口部の少なくとも一部に予めレ−ザ光を垂直に照射し、照射部分のシリコンの結晶構造を変質させておくことを特徴とするものである。
【0013】
請求項7の発明に係わるシリコン基板への垂直穴加工方法は、異方性エッチングに用いるアルカリ性溶液がイソプロピルアルコ−ルとアルカリ水溶液の混合液であることを特徴とするものである。
【0014】
【発明の実施の形態】
本発明は、表面の結晶面方位が{211}であるシリコン基板を用い、穴の側壁面が{111}および{110}となるような正方形もしくは長方形の開口のマスクパタ−ンを形成し、{111}、{110}面のエッチング速度が遅くなる条件下でアルカリ性溶液によるエッチングを行なうことによって、側壁の4面が{111}と{110}からなる正方形もしくは長方形の垂直穴が形成される加工方法である。以下、本発明の実施の形態について図面を用いて説明する。
【0015】
図1は本発明のシリコン基板への垂直穴加工を説明する平面模式図である。表面の結晶面方位が{211}であるシリコン基板1に、穴の側壁面が{111}および{110}となるような正方形もしくは長方形の開口のマスクパタ−ン2を形成する。図1では、マスクパタ−ン2の対向する2つの{111}面側の辺に接して、予め穴加工する部分として長方形部分3を設け、ドライエッチング等の方法で予め穴加工し、2つの長方形部分のシリコン層をエッチングして取り除く。
【0016】
次に、長方形部分3のシリコンを除去した後、イソプロピルアルコ−ル(IPA)とアルカリ水溶液の混合液から成るアルカリ性溶液を用いて、2つの長方形部分3の間のシリコン層をウエットエツチングする。IPAは{110}面のエッチング速度を低下させる効果を有し、本発明者はIPAを30%含むアルカリ水溶液がエッチングの制御が容易で、{211}面のウエットエッチングに好適であることを見出したものである。
【0017】
図2は表面の結晶面方位{211}のシリコン基板に、アルカリ性溶液を用いてウエットエッチングした時に、底面に斜めに現われる面方位を示す状態を説明する断面図である。面方位{111}は{211}面に対して角度19°で現われ、面方位{110}は角度55°で現われる。開口部の〈110〉方向の2辺では、{111}面でアルカリ性溶液によるウエットエッチングは停止する。開口部の〈111〉方向の2辺では、基板に対して垂直に{110}面が現われる。したがって、図1に示すように、開口部の側壁が{111}面となる2辺に接したシリコン層部分を予めドライエッチング等の手段で除去するか、少なくともその一部のシリコン層を除去しておけば、その部分からウエットエッチングが進行し、シリコン層が除去され、マスクパタ−ン2に相当する垂直穴が形成される。
【0018】
したがって、予め穴加工する部分のパタ−ンの形状として、正方形、長方形、三角形、L字形のいずれか、もしくはその組合せを用いることができる。例えば、マスクパタ−ン開口部2を用いた場合でも、図3(a)あるいは図3(b)に示すようなパタ−ン形状の予め穴加工する部分4、5も用いることができる。予め穴加工する部分の寸法は、そのパタ−ン形状の最も小さいの辺の値がシリコン層厚さに対して、アスペクト比で10以下であれば十分に垂直穴加工が可能である。
【0019】
穴の側壁が{111}面となる辺の少なくとも一部を予め穴加工する方法としては、プラズマドライエッチング加工、レ−ザビ−ム加工、機械加工、放電加工が用いられるが、シリコン基板に衝撃を与えず微細加工性に優れている点から、プラズマドライエッチング加工またはレ−ザビ−ム加工または放電加工がより好ましい。
【0020】
また、予め穴加工する他の方法として、ウエットエッチング中にレ−ザ光を垂直照射してエッチングを促進することによって、底面に斜めに{111}および{110}面が形成されることによる垂直方向のエッチングの停止を防止し、アスペクト比の大きい垂直穴加工を行なうことも可能である。レ−ザ光としては、例えば、Nd:YAGレ−ザを用い、パワ−密度0.5〜2MW/cm2 でパルスエネルギ−0.1〜0.4Jが例示できる。
【0021】
また、アルカリ性溶液による異方性エッチングの前に、開口部の少なくとも一部に予めレ−ザ光を垂直に照射し、照射部分のシリコンの単結晶構造を破壊し変質させておくことにより、照射部分をエッチング液に可溶とすることも可能である。レ−ザ光を予め照射する部分は、照射部分が前記開口部の結晶面方位が{111}となる辺と少なくとも一部を共通していればよいが、開口部全面に照射しておいてもよい。レ−ザ光としては、前述と同じく、Nd:YAGレ−ザを用い、パワ−密度0.5〜2MW/cm2 でパルスエネルギ−0.1〜0.4Jが例示できる。
【0022】
なお、本発明でシリコン基板の垂直穴加工とは、シリコン層部分に正方形もしくは長方形の垂直の貫通穴を設けることを意味するが、必ずしもそれに限定される訳ではなく、所望する用途により設計に基づいてシリコン層の途中段階の深さで止めた垂直穴も含めるものである。
【0023】
【実施例】
以下、本発明の一実施例を図面を用いて説明する。図4およびそれに続く図5は、本発明のシリコン基板への垂直穴加工方法を示す部分的な断面模式図である。図6およびそれに続く図7は、図4および図5の平面模式図である。
【0024】
図4(a)、図6(a)に示すように、被加工物として、直径150mm、結晶面方位{211}で厚さ625μmのシリコン層7、厚さ1μmのシリコン酸化膜8、その上の20μmのシリコン層9より成るSOI(Silicon On Insulator)基板6を用意した。
【0025】
上記のSOI基板6の表面を、硫酸と過酸化水素の混合水溶液(97%硫酸と30%過酸化水素水を体積比4:1で混合)に10分間浸漬、超純水で10分間リンス、1%フッ化水素酸水溶液に1分間浸漬、超純水で10分間リンス、80℃に加熱した塩酸と過酸化水素の混合水溶液(35%塩酸と30%過酸化水素水と超純水を体積比で1:1:6で混合)に10分間浸漬、超純水で10分間リンス、1%フッ化水素酸水溶液に1分間浸漬、超純水で10分間リンスという工程を通して、シリコン表面の汚染物(金属、有機物、微粒子)と自然酸化膜を除去した。
【0026】
次に、LPCVD装置を用いて、原料ガスとしてジクロルシラン(SiH2 Cl2 )アンモニア(NH3 )をそれぞれ75sccmと150sccm、圧力100Pa,温度800℃の条件で、SOI基板6の両面に厚さ0.2μmのシリコン窒化膜(Si3 4 )を形成した。
【0027】
次に、LPCVD装置を用いて、原料ガスとしてテトラエトキシシラン(TEOS)と酸素をそれぞれ75sccmと10sccm、圧力40Pa,温度650℃の条件で、図4(b)、図6(b)に示すように、SOI基板両面のシリコン窒化膜10の上に、厚さ0.2μmのシリコン酸化膜(SiO2 )11を形成した。
【0028】
次に、基板の被加工面となるシリコン層7の一面側のシリコン酸化膜11上に、厚さ1μmのフォトレジスト膜を形成した。具体的には、基板にポジ型フォトレジスト(クラリアント社製AZ−5206E)をスピン塗布後、ホットプレ−トにて120℃、90秒のプリベ−クを行った。
【0029】
次に、開口部の辺の方向がシリコン基板の〈111〉、〈110〉方位と一致するように、シリコン基板のオリエンテ−ションフラットを基準に位置合わせを行なった後、フォトリソグラフィ法により、図4(c)、図6(c)に示すように、垂直穴加工する開口部レジストパタ−ン12(開口部1mm×1mm)を基板上に多数個形成した。現像は所定の現像液(東京応化工業社製NMD−3)で行ない、ホットプレ−トで120℃、90秒のポストベ−クを行なった。
【0030】
次に、緩衝フッ酸(ステラケミファ社製LAL1000)に2.5分間浸漬することによって、レジストパタ−ン12の開口部の露出しているシリコン酸化膜11をエッチング除去し、図4(d),図6(d)に示すように、シリコン窒化膜10を露出させた。
【0031】
次に、アセトンで10分間、イソプロピルアルコ−ルで10分間、超純水で10分間超音波洗浄して、フォトレジストを除去した。
【0032】
次に、加熱燐酸水溶液に浸漬し、図4(e)、図6(e)に示すように、シリコン酸化膜の開口部のシリコン窒化膜をエツチング除去した。エッチング液である加熱燐酸水溶液は、温度を154℃の一定に制御し、常に沸騰している状態を保ち、超純水を少量滴下して燐酸濃度を85%の一定に保った。シリコン窒化膜に開口部を形成した後、水洗、乾燥した。
【0033】
次に、シリコン層の異方性エッチングの前に、予め開口部の一部を穴加工し、その穴加工部分のシリコンを除去しておくために、再びポジ型フォトレジスト(クラリアント社製AZ−5206E)を塗布し、フォトリソグラフィによりレジストパタ−ンを形成した。本実施例では、図5(f)、図7(f)に示すように、開口部の側壁が{111}面となる2辺に接して長方形(1mm×70μm)の予め穴加工するレジストパタ−ン15を形成した。
【0034】
次に、ICPプラズマドライエッチング装置を用いて、フォトレジストから露出したシリコン層7をドライエッチングした。具体的には、圧力を3.5Paに調整したチャンバ−のICPコイルに13.56MHzの高周波を500W印加してプラズマを生成し、プロセスガスとして六フッ化硫黄(SF6 )100sccmとパ−フルオロシクロブタン(C4 8 )100sccmを10秒毎に切り替えて供給してエッチングすることによって、シリコン層7に垂直な穴加工を行ない、図5(g)、図7(g)に示すように、SOI基板のシリコン酸化膜8に達する625μmの深さまで予め穴加工した部分16を形成した。
【0035】
次に、ICPプラズマエッチング装置を用いて、図5(h)、図7(h)に示すように、表面のフォトレジストを除去した。圧力、印加周波数は前述の条件と同じで、プロセスガスとして酸素を100sccm供給した。
【0036】
次に、開口部の予め穴加工した部分16の間にあるシリコンを、アルカリ性溶液でエッチングして、図5(i)、図7(i)に示すように、垂直穴18を形成した基板20を形成した。エッチング液にはIPAを30重量%添加した水酸化カリウム水溶液(20重量%)を用い、60℃でエッチングした。シリコン層のエッチングは、SOI基板のシリコン酸化膜8に達する625μmの深さまで行なった。
【0037】
こうして加工したSOI基板の穴加工した断面を走査型電子顕微鏡で測定した。その結果、設計値通りのほぼ1mm×1mmで深さ625μmの穴が垂直に形成されていることが確認された。
【0038】
【発明の効果】
以上説明したように、本発明によれば、低コストで大口径のシリコン基板内での均一な寸法の穴加工が可能であり、かつ、アスペクト比の大きい穴加工が得られる。それゆえ、マイクロマシンや電子線投影露光用マスク等、シリコンに微細な垂直穴を設ける各種製品に適用することができる。
【図面の簡単な説明】
【図1】本発明のシリコン基板への垂直穴加工を説明する平面模式図
【図2】エッチング時に現われる面方位を示す状態を説明する断面図
【図3】本発明で予め穴加工するのに用いられるパタ−ンの他の例
【図4】本発明のシリコン基板への垂直穴加工方法を示す断面模式図
【図5】図4に続く本発明のシリコン基板への垂直穴加工方法を示す断面模式図
【図6】図4の平面模式図
【図7】図5の平面模式図
【符号の説明】
1 シリコン基板
2 マスクパタ−ン開口部
3、4、5予め穴加工する部分
6 SOI基板
7、9 シリコン層
8 シリコン酸化膜
10 シリコン窒化膜
11 シリコン酸化膜
12 開口部レジストパタ−ン
13 開口部を設けたシリコン酸化膜
14 開口部を設けたシリコン窒化膜
15 予め穴加工するレジストパタ−ン
16 予め穴加工された部分
17、19 エッチングされたシリコン層
18 垂直穴
20 垂直穴加工されたSOI基板
[0001]
TECHNICAL FIELD OF THE INVENTION
The present invention relates to a method for drilling a vertical hole in a silicon substrate.
[0002]
[Prior art]
Silicon substrate is not only a material for semiconductors and optical communication, but also has excellent workability, strength, and physical properties.Therefore, microfabrication is performed on the silicon substrate, and micromachines such as pressure sensors, acceleration sensors, etc., nozzles of inkjet printers, It is used in various fields such as an X-ray exposure mask, an electron beam projection exposure mask, and a DMD (Digital Micromirror Device) member. The silicon substrate is manufactured by cutting a single crystal silicon ingot into a predetermined crystal plane orientation, and performing processes such as grinding and polishing. In order to manufacture products in the various fields mentioned above, processing technologies such as micro-processing technology and film-forming technology are used for silicon crystals. Among various processing technologies, the technology for drilling a vertical hole in a silicon substrate is basically used. It is important as a common technology.
[0003]
2. Description of the Related Art Conventionally, as a method for drilling holes in a silicon substrate, the following techniques are known. One of the methods is a method in which a mask layer made of a photoresist, a silicon oxide film, or the like at the time of silicon etching is formed on a silicon substrate, and then vertical holes are formed by plasma dry etching. As another method, after forming a mask layer made of a photoresist, a silicon oxide film, or the like on a substrate having a crystal plane orientation of {100} or {110} on the surface of a silicon substrate, the etching rate is reduced to the plane orientation. There is a method in which a hole is formed by wet etching using an alkaline etching solution that depends on the etching. Further, there is a method in which dry etching and wet etching are combined. Patent Document 1 and Patent Document 2 are exemplified as examples using the above method.
[0004]
[Patent Document 1]
Japanese Patent Application Laid-Open No. Hei 9-11479 [Patent Document 2]
JP-A-10-10706 [0005]
However, the above prior art has the following problems. In the method using plasma dry etching, it takes time and cost to drill holes in the entire processing surface of the silicon layer having a thickness of several 100 μm by dry etching alone, and the etching rate depends on the aperture ratio of the drilled portion. Since the speed and its distribution in the plane of the substrate change, there is a problem that it is difficult to form a hole having a uniform size in a large-diameter silicon substrate. Further, there is a problem that the flatness and the verticality of the hole-formed side wall are low. In the method of using an alkaline etchant on a silicon substrate having a crystal plane orientation of {100} or {110}, although the side wall is high in flatness, the opening is widened at the same time as etching is performed in the depth direction of the hole. Etching also progresses in the horizontal direction, and the deeper the hole, the narrower the tip of the hole becomes, so it is necessary to increase the opening in advance, making it impossible to process a hole with a large aspect ratio (ratio of depth to opening) There was a problem that is. Therefore, there has been a demand for a fine processing technology for vertically drilling silicon.
[0006]
[Problems to be solved by the invention]
Therefore, the present invention has been made to solve such a problem. It is an object of the present invention to provide a vertical hole drilling method for a silicon substrate capable of drilling holes of uniform dimensions in a large-diameter silicon substrate at a low cost and capable of drilling holes having a large aspect ratio. It is.
[0007]
[Means for Solving the Problems]
In order to solve the above-mentioned problem, a vertical hole drilling method for a silicon substrate according to the first aspect of the present invention provides a method for vertical hole drilling in a silicon substrate using anisotropic etching with an alkaline solution, wherein the crystal plane orientation is {. The present invention is characterized in that a silicon substrate of 211% is used, the opening of the hole is square or rectangular, and the crystal plane orientation of the side wall of the hole is {111} and {110}.
[0008]
In the method of forming a vertical hole in a silicon substrate according to the second aspect of the present invention, a part of an opening is pre-drilled before anisotropic etching with an alkaline solution, and silicon in the pre-drilled part is removed. It is characterized in that
[0009]
According to a third aspect of the present invention, there is provided the vertical hole drilling method for a silicon substrate, wherein the pattern to be drilled before the anisotropic etching with the alkaline solution has a square or rectangular shape on the {211} plane. , A triangle, an L-shape, or a combination thereof, and one side of the pattern to be pre-drilled is at least part of each of two sides where the crystal plane orientation of the side wall of the opening is {111}. Are common.
[0010]
According to a fourth aspect of the present invention, there is provided a method of forming a vertical hole in a silicon substrate, wherein a dry etching process or a laser beam process is used for forming a hole before anisotropic etching with an alkaline solution. It is a feature.
[0011]
According to the method for forming a vertical hole in a silicon substrate according to the fifth aspect of the present invention, the laser light is irradiated in an alkaline solution used for the anisotropic etching, in order to perform the hole processing in advance before the anisotropic etching with the alkaline solution. Is vertically irradiated on the opening.
[0012]
According to a method of forming a vertical hole in a silicon substrate according to the invention of claim 6, at least a part of the opening is vertically irradiated with laser light in advance before the anisotropic etching with an alkaline solution. Is characterized in that the crystal structure is altered.
[0013]
According to a seventh aspect of the present invention, there is provided the vertical hole drilling method for a silicon substrate, wherein the alkaline solution used for the anisotropic etching is a mixture of isopropyl alcohol and an alkaline aqueous solution.
[0014]
BEST MODE FOR CARRYING OUT THE INVENTION
According to the present invention, a silicon substrate having a crystal plane orientation of {211} is used, and a mask pattern having a square or rectangular opening in which side walls of holes are {111} and {110} is formed. Processing in which a square or rectangular vertical hole composed of {111} and {110} is formed on four sides of the side wall by performing etching with an alkaline solution under the condition that the etching rate of the {111} and {110} planes is low. Is the way. Hereinafter, embodiments of the present invention will be described with reference to the drawings.
[0015]
FIG. 1 is a schematic plan view illustrating vertical hole drilling in a silicon substrate according to the present invention. A mask pattern 2 having a square or rectangular opening with side walls of {111} and {110} is formed on a silicon substrate 1 having a surface crystal orientation of {211}. In FIG. 1, a rectangular portion 3 is provided in advance as a portion to be drilled in contact with two opposing sides of the {111} face of the mask pattern 2, and the two rectangular portions are drilled in advance by a method such as dry etching. Part of the silicon layer is etched away.
[0016]
Next, after the silicon of the rectangular portion 3 is removed, the silicon layer between the two rectangular portions 3 is wet-etched using an alkaline solution composed of a mixture of isopropyl alcohol (IPA) and an aqueous alkaline solution. IPA has an effect of reducing the etching rate of the {110} plane, and the present inventors have found that an alkaline aqueous solution containing 30% of IPA can easily control the etching and is suitable for wet etching of the {211} plane. It is a thing.
[0017]
FIG. 2 is a cross-sectional view illustrating a state in which a silicon substrate having a surface crystal plane orientation of {211} shows a plane orientation that appears obliquely on the bottom surface when wet etching is performed using an alkaline solution. The plane orientation {111} appears at an angle of 19 ° with respect to the {211} plane, and the plane orientation {110} appears at an angle of 55 °. On two sides of the opening in the <110> direction, the wet etching with the alkaline solution stops on the {111} plane. On two sides of the opening in the <111> direction, {110} planes appear perpendicular to the substrate. Therefore, as shown in FIG. 1, the silicon layer portion where the side wall of the opening is in contact with the two sides of the {111} plane is removed in advance by means such as dry etching, or at least a part of the silicon layer is removed. If so, wet etching proceeds from that portion, the silicon layer is removed, and a vertical hole corresponding to the mask pattern 2 is formed.
[0018]
Therefore, any one of a square, a rectangle, a triangle, an L-shape, or a combination thereof can be used as the shape of the pattern of the portion to be drilled in advance. For example, even when the mask pattern opening 2 is used, it is also possible to use the pattern-formed holes 4 and 5 as shown in FIG. 3 (a) or 3 (b). As for the dimensions of the portion to be drilled in advance, if the value of the smallest side of the pattern shape is 10 or less in aspect ratio with respect to the thickness of the silicon layer, vertical drilling can be sufficiently performed.
[0019]
Plasma dry etching, laser beam machining, machining, and electric discharge machining are used as a method for previously machining at least a part of the side where the side wall of the hole is the {111} plane. Plasma dry etching, laser beam machining, or electric discharge machining is more preferable in that the micromachining is excellent and the micromachining is excellent.
[0020]
Another method of pre-drilling is to vertically irradiate laser light during wet etching to accelerate the etching, thereby forming {111} and {110} planes obliquely on the bottom surface. It is also possible to prevent the etching in the direction from being stopped and to perform vertical hole processing with a large aspect ratio. As the laser light, for example, a pulse energy of 0.1 to 0.4 J at a power density of 0.5 to 2 MW / cm 2 using a Nd: YAG laser can be exemplified.
[0021]
Before the anisotropic etching with an alkaline solution, at least a part of the opening is irradiated with laser light vertically in advance to destroy and alter the silicon single crystal structure of the irradiated part, thereby providing irradiation. It is also possible to make the part soluble in the etching solution. The part to be irradiated with the laser light in advance may be at least partly common to the side where the crystal plane orientation of the opening is {111}, but it is preferable that the entire part of the opening is irradiated. Is also good. As the laser light, a pulse energy of 0.1 to 0.4 J can be exemplified at a power density of 0.5 to 2 MW / cm 2 using an Nd: YAG laser as described above.
[0022]
In the present invention, the processing of a vertical hole in a silicon substrate means providing a square or rectangular vertical through hole in a silicon layer portion, but is not necessarily limited to this. And vertical holes stopped at a depth in the middle of the silicon layer.
[0023]
【Example】
Hereinafter, an embodiment of the present invention will be described with reference to the drawings. FIG. 4 and FIG. 5 subsequent to FIG. 4 are schematic partial cross-sectional views showing a method for forming a vertical hole in a silicon substrate according to the present invention. FIG. 6 and FIG. 7 subsequent thereto are schematic plan views of FIGS. 4 and 5.
[0024]
As shown in FIGS. 4 (a) and 6 (a), a silicon layer 7 having a diameter of 150 mm, a crystal plane orientation of {211} and a thickness of 625 μm, a silicon oxide film 8 having a thickness of 1 μm, and An SOI (Silicon On Insulator) substrate 6 made of a 20 μm silicon layer 9 was prepared.
[0025]
The surface of the SOI substrate 6 is immersed in a mixed aqueous solution of sulfuric acid and hydrogen peroxide (mixing 97% sulfuric acid and 30% hydrogen peroxide at a volume ratio of 4: 1) for 10 minutes, and rinsed with ultrapure water for 10 minutes. Immersion in 1% aqueous hydrofluoric acid for 1 minute, rinsing with ultrapure water for 10 minutes, mixed aqueous solution of hydrochloric acid and hydrogen peroxide heated to 80 ° C (volume of 35% hydrochloric acid, 30% hydrogen peroxide and ultrapure water (Mixing at a ratio of 1: 1: 6) for 10 minutes, rinsing with ultrapure water for 10 minutes, immersion in 1% hydrofluoric acid aqueous solution for 1 minute, and rinsing with ultrapure water for 10 minutes, thereby contaminating the silicon surface. The substances (metals, organic substances, fine particles) and the natural oxide film were removed.
[0026]
Next, using an LPCVD apparatus, dichlorosilane (SiH 2 Cl 2 ) ammonia (NH 3 ) is used as a source gas under the conditions of 75 sccm and 150 sccm, respectively, at a pressure of 100 Pa and a temperature of 800 ° C., with a thickness of 0.1 mm on both surfaces of the SOI substrate 6. A silicon nitride film (Si 3 N 4 ) of 2 μm was formed.
[0027]
Next, using an LPCVD apparatus, as shown in FIGS. 4B and 6B, tetraethoxysilane (TEOS) and oxygen are respectively used as source gases under the conditions of 75 sccm and 10 sccm, a pressure of 40 Pa, and a temperature of 650 ° C. Then, a silicon oxide film (SiO 2 ) 11 having a thickness of 0.2 μm was formed on the silicon nitride film 10 on both sides of the SOI substrate.
[0028]
Next, a photoresist film having a thickness of 1 μm was formed on the silicon oxide film 11 on one surface side of the silicon layer 7 to be a processed surface of the substrate. Specifically, a positive photoresist (AZ-5206E manufactured by Clariant) was spin-coated on the substrate, and then prebaked at 120 ° C. for 90 seconds using a hot plate.
[0029]
Next, alignment is performed on the basis of the orientation flat of the silicon substrate so that the direction of the side of the opening coincides with the <111> and <110> directions of the silicon substrate. As shown in FIG. 4 (c) and FIG. 6 (c), a large number of opening resist patterns 12 (opening 1 mm × 1 mm) for vertical hole processing were formed on the substrate. The development was performed with a predetermined developing solution (NMD-3, manufactured by Tokyo Ohka Kogyo Co., Ltd.), and post-baked at 120 ° C. for 90 seconds using a hot plate.
[0030]
Next, the silicon oxide film 11 where the opening of the resist pattern 12 is exposed is removed by etching by dipping in buffered hydrofluoric acid (LAL1000 manufactured by Stella Chemifa) for 2.5 minutes. As shown in FIG. 6D, the silicon nitride film 10 was exposed.
[0031]
Next, the photoresist was removed by ultrasonic cleaning with acetone for 10 minutes, isopropyl alcohol for 10 minutes, and ultrapure water for 10 minutes.
[0032]
Next, as shown in FIGS. 4E and 6E, the silicon nitride film at the opening of the silicon oxide film was etched and removed as shown in FIGS. The temperature of the heated phosphoric acid aqueous solution, which is an etching solution, was controlled at a constant value of 154 ° C., and was constantly kept in a boiling state. A small amount of ultrapure water was added dropwise to maintain the phosphoric acid concentration at a constant value of 85%. After forming an opening in the silicon nitride film, it was washed with water and dried.
[0033]
Next, before the silicon layer is subjected to anisotropic etching, a hole is partially formed in the opening in advance, and in order to remove silicon in the hole-formed portion, a positive photoresist (AZ-L manufactured by Clariant Co., Ltd.) is again formed. 5206E), and a resist pattern was formed by photolithography. In this embodiment, as shown in FIGS. 5 (f) and 7 (f), a rectangular (1 mm × 70 μm) resist pattern is formed in which a side wall of the opening is in contact with two sides forming {111} planes. 15 was formed.
[0034]
Next, the silicon layer 7 exposed from the photoresist was dry-etched using an ICP plasma dry etching apparatus. Specifically, a plasma is generated by applying 500 W of 13.56 MHz high frequency to the ICP coil of the chamber in which the pressure is adjusted to 3.5 Pa, and 100 sccm of sulfur hexafluoride (SF 6 ) is used as a process gas. By switching and supplying 100 sccm of cyclobutane (C 4 F 8 ) every 10 seconds to perform etching, a vertical hole is formed in the silicon layer 7, and as shown in FIGS. 5 (g) and 7 (g), A portion 16 was pre-drilled to a depth of 625 μm reaching the silicon oxide film 8 of the SOI substrate.
[0035]
Next, using an ICP plasma etching apparatus, as shown in FIGS. 5H and 7H, the photoresist on the surface was removed. The pressure and applied frequency were the same as those described above, and 100 sccm of oxygen was supplied as a process gas.
[0036]
Next, the silicon between the pre-drilled portions 16 of the opening is etched with an alkaline solution to form a substrate 20 having a vertical hole 18 as shown in FIGS. Was formed. Etching was performed at 60 ° C. using an aqueous solution of potassium hydroxide (20% by weight) to which 30% by weight of IPA was added as an etching solution. The etching of the silicon layer was performed to a depth of 625 μm reaching the silicon oxide film 8 of the SOI substrate.
[0037]
The cross section of the SOI substrate processed in this manner was measured with a scanning electron microscope. As a result, it was confirmed that a hole of approximately 1 mm × 1 mm and a depth of 625 μm was formed vertically as designed.
[0038]
【The invention's effect】
As described above, according to the present invention, a hole with a uniform size can be formed in a large-diameter silicon substrate at a low cost, and a hole with a large aspect ratio can be obtained. Therefore, the present invention can be applied to various products having fine vertical holes in silicon, such as micromachines and masks for electron beam projection exposure.
[Brief description of the drawings]
BRIEF DESCRIPTION OF THE DRAWINGS FIG. 1 is a schematic plan view illustrating vertical drilling of a silicon substrate according to the present invention. FIG. 2 is a cross-sectional view illustrating a state showing a plane orientation appearing at the time of etching. FIG. FIG. 4 is a schematic cross-sectional view showing a method for forming a vertical hole in a silicon substrate according to the present invention. FIG. 5 is a view showing a method for forming a vertical hole in a silicon substrate according to the present invention following FIG. FIG. 6 is a schematic plan view of FIG. 4; FIG. 7 is a schematic plan view of FIG. 5;
DESCRIPTION OF SYMBOLS 1 Silicon substrate 2 Mask pattern openings 3, 4, 5 Pre-drilled portion 6 SOI substrate 7, 9 Silicon layer 8 Silicon oxide film 10 Silicon nitride film 11 Silicon oxide film 12 Opening resist pattern 13 Opening provided Silicon oxide film 14 Silicon nitride film 15 with openings 15 Pre-drilled resist pattern 16 Pre-drilled portions 17 and 19 Etched silicon layer 18 Vertical holes 20 Vertically drilled SOI substrate

Claims (7)

アルカリ性溶液による異方性エッチングを利用したシリコン基板への垂直穴加工において、結晶面方位が{211}であるシリコン基板を用い、穴の開口部が正方形もしくは長方形であり、穴の側壁の結晶面方位が{111}および{110}から成ることを特徴とするシリコン基板への垂直穴加工方法。In the vertical drilling of a silicon substrate using anisotropic etching with an alkaline solution, a silicon substrate having a crystal plane orientation of {211} is used, and the opening of the hole is square or rectangular, and the crystal plane of the side wall of the hole is used. A vertical hole drilling method for a silicon substrate, wherein the orientation comprises {111} and {110}. 前記アルカリ性溶液による異方性エッチングの前に、開口部の一部を予め穴加工し、該予め穴加工した部分のシリコンを除去しておくことを特徴とする請求項1に記載のシリコン基板への垂直穴加工方法。2. The silicon substrate according to claim 1, wherein a part of the opening is pre-drilled before the anisotropic etching with the alkaline solution, and silicon in the pre-drilled part is removed. Vertical hole drilling method. 前記アルカリ性溶液による異方性エッチングの前に予め穴加工するパタ−ンの形状が、結晶面方位{211}面上において正方形、長方形、三角形、L字形のいずれか、もしくはその組合せであり、予め穴加工するパタ−ンの1辺が前記開口部の側壁の結晶面方位が{111}となる2辺の各辺で少なくとも一部を共通していることを特徴とする請求項2に記載のシリコン基板への垂直穴加工方法。The shape of the pattern to be drilled before the anisotropic etching with the alkaline solution is any one of a square, a rectangle, a triangle, an L-shape or a combination thereof on the {211} plane. 3. The method according to claim 2, wherein one side of the pattern to be drilled has at least a part in common with each of two sides where the crystal plane orientation of the side wall of the opening is {111}. Vertical hole drilling method for silicon substrate. 前記アルカリ性溶液による異方性エッチングの前に予め穴加工しておくのに、ドライエッチング加工もしくはレ−ザビ−ム加工もしくは放電加工を用いることを特徴とする請求項2もしくは3に記載のシリコン基板への垂直穴加工方法。4. The silicon substrate according to claim 2, wherein a hole is formed in advance before the anisotropic etching with the alkaline solution by dry etching, laser beam machining, or electric discharge machining. Vertical hole drilling method. 前記アルカリ性溶液による異方性エッチングの前に予め穴加工しておくのに、異方性エッチングに用いるアルカリ性溶液中でレ−ザ光を開口部に垂直照射することを特徴とする請求項2もしくは3に記載のシリコン基板への垂直穴加工方法。3. The method according to claim 2, wherein the hole is preliminarily drilled before the anisotropic etching with the alkaline solution, and the opening is vertically irradiated with laser light in the alkaline solution used for the anisotropic etching. 4. The method for processing a vertical hole in a silicon substrate according to item 3. 前記アルカリ性溶液による異方性エッチングの前に、開口部の少なくとも一部に予めレ−ザ光を垂直に照射し、照射部分のシリコンの結晶構造を変質させておくことを特徴とする請求項1に記載のシリコン基板への垂直穴加工方法。2. The method according to claim 1, wherein, prior to the anisotropic etching with the alkaline solution, at least a part of the opening is irradiated with laser light vertically in advance to change the crystal structure of silicon in the irradiated part. 4. A method for processing a vertical hole in a silicon substrate according to the above. 前記異方性エッチングに用いるアルカリ性溶液がイソプロピルアルコ−ルとアルカリ水溶液の混合液であることを特徴とする請求項1ないし6に記載のシリコン基板への垂直穴加工方法。7. The method according to claim 1, wherein the alkaline solution used for the anisotropic etching is a mixture of isopropyl alcohol and an alkaline aqueous solution.
JP2003205299A 2002-08-08 2003-08-01 Vertical hole machining method on silicon substrate Expired - Fee Related JP4184885B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2003205299A JP4184885B2 (en) 2002-08-08 2003-08-01 Vertical hole machining method on silicon substrate

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2002232093 2002-08-08
JP2003205299A JP4184885B2 (en) 2002-08-08 2003-08-01 Vertical hole machining method on silicon substrate

Publications (2)

Publication Number Publication Date
JP2004128483A true JP2004128483A (en) 2004-04-22
JP4184885B2 JP4184885B2 (en) 2008-11-19

Family

ID=32300933

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2003205299A Expired - Fee Related JP4184885B2 (en) 2002-08-08 2003-08-01 Vertical hole machining method on silicon substrate

Country Status (1)

Country Link
JP (1) JP4184885B2 (en)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006287005A (en) * 2005-04-01 2006-10-19 Toyota Motor Corp Stencil mask, its manufacturing method and method of use thereof
JP2008035874A (en) * 2006-08-01 2008-02-21 Toppan Printing Co Ltd Method of manufacturing needle-like body

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006287005A (en) * 2005-04-01 2006-10-19 Toyota Motor Corp Stencil mask, its manufacturing method and method of use thereof
JP4626365B2 (en) * 2005-04-01 2011-02-09 トヨタ自動車株式会社 Stencil mask, method of use thereof, and ion implantation apparatus for stencil mask
JP2008035874A (en) * 2006-08-01 2008-02-21 Toppan Printing Co Ltd Method of manufacturing needle-like body

Also Published As

Publication number Publication date
JP4184885B2 (en) 2008-11-19

Similar Documents

Publication Publication Date Title
JP3859637B2 (en) Method for forming via hole in glass substrate
JP3993549B2 (en) Resist pattern forming method
TWI518775B (en) Etching process method
JP5264237B2 (en) Nanostructure and method for producing nanostructure
TW201016626A (en) Method for producing processed glass substrate
JP3408090B2 (en) Etching agent
KR100632630B1 (en) Method for forming trench isolation in semiconductor device
JP4184885B2 (en) Vertical hole machining method on silicon substrate
TWI244580B (en) Method for improving coating of photoresist
JPH01309329A (en) Plasma etching
JP2003179064A (en) Method of forming wiring pattern
KR100327336B1 (en) Method of etching material layer used for microstructure body and method of manufacturing lithography mask using therewith
JP2000331905A (en) Manufacture of transfer mask-blank for exposure of charged-particle beam
JP2004259927A (en) Dry etching method
JP4513564B2 (en) Semiconductor device manufacturing method and semiconductor device manufacturing apparatus
JP2004342866A (en) Plasma processing method
JP5368753B2 (en) Processed substrate manufacturing method
JP2011091127A (en) Si SUBSTRATE WORKING METHOD
JP2007083526A (en) Method for manufacturing board with recessed portion, and board with recessed portion
EP1241703B1 (en) Method for masking silicon during anisotropic wet etching
JP2007012753A (en) Stencil mask and its manufacturing method
JP2007201064A (en) Mask for charged particle beam exposure, and process for fabrication
JP2006501072A (en) Method for forming a microstructure from a single crystal substrate
KR100200737B1 (en) Method for forming a contact hole of a semiconductor device
JPH118222A (en) Method of processing silicon substrate

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060621

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20080612

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20080617

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080730

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20080819

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20080904

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110912

Year of fee payment: 3

R150 Certificate of patent (=grant) or registration of utility model

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110912

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120912

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120912

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130912

Year of fee payment: 5

LAPS Cancellation because of no payment of annual fees