JP2004063995A - 半導体装置及び半導体装置の製造方法 - Google Patents
半導体装置及び半導体装置の製造方法 Download PDFInfo
- Publication number
- JP2004063995A JP2004063995A JP2002223475A JP2002223475A JP2004063995A JP 2004063995 A JP2004063995 A JP 2004063995A JP 2002223475 A JP2002223475 A JP 2002223475A JP 2002223475 A JP2002223475 A JP 2002223475A JP 2004063995 A JP2004063995 A JP 2004063995A
- Authority
- JP
- Japan
- Prior art keywords
- wiring
- semiconductor device
- trench
- insulating film
- conductive film
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Landscapes
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002223475A JP2004063995A (ja) | 2002-07-31 | 2002-07-31 | 半導体装置及び半導体装置の製造方法 |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002223475A JP2004063995A (ja) | 2002-07-31 | 2002-07-31 | 半導体装置及び半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2004063995A true JP2004063995A (ja) | 2004-02-26 |
| JP2004063995A5 JP2004063995A5 (https=) | 2005-10-20 |
Family
ID=31943218
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002223475A Pending JP2004063995A (ja) | 2002-07-31 | 2002-07-31 | 半導体装置及び半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2004063995A (https=) |
Cited By (2)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20160004179A (ko) | 2014-07-02 | 2016-01-12 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 진보된 상호 접속을 위한 하이브리드 구리 구조를 포함하는 집적 칩 및 금속화층을 형성하는 방법 |
| JP2018207110A (ja) * | 2017-06-06 | 2018-12-27 | 東京エレクトロン株式会社 | 二重金属電力レールを有する集積回路の製造方法 |
-
2002
- 2002-07-31 JP JP2002223475A patent/JP2004063995A/ja active Pending
Cited By (9)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR20160004179A (ko) | 2014-07-02 | 2016-01-12 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 진보된 상호 접속을 위한 하이브리드 구리 구조를 포함하는 집적 칩 및 금속화층을 형성하는 방법 |
| KR101696973B1 (ko) * | 2014-07-02 | 2017-01-16 | 타이완 세미콘덕터 매뉴팩쳐링 컴퍼니 리미티드 | 진보된 상호 접속을 위한 하이브리드 구리 구조를 포함하는 집적 칩 및 금속화층을 형성하는 방법 |
| TWI585929B (zh) * | 2014-07-02 | 2017-06-01 | 台灣積體電路製造股份有限公司 | 積體電路晶片及後段製程金屬化層之製造方法 |
| US9837354B2 (en) | 2014-07-02 | 2017-12-05 | Taiwan Semiconductor Manufacturing Co., Ltd. | Hybrid copper structure for advance interconnect usage |
| US10290580B2 (en) | 2014-07-02 | 2019-05-14 | Taiwan Semiconductor Manufacturing Co., Ltd. | Hybrid copper structure for advance interconnect usage |
| US10818597B2 (en) | 2014-07-02 | 2020-10-27 | Taiwan Semiconductor Manufacturing Co., Ltd. | Hybrid copper structure for advance interconnect usage |
| JP2018207110A (ja) * | 2017-06-06 | 2018-12-27 | 東京エレクトロン株式会社 | 二重金属電力レールを有する集積回路の製造方法 |
| JP2023062148A (ja) * | 2017-06-06 | 2023-05-02 | 東京エレクトロン株式会社 | 二重金属電力レールを有する集積回路の製造方法 |
| JP7492618B2 (ja) | 2017-06-06 | 2024-05-29 | 東京エレクトロン株式会社 | 二重金属電力レールを有する集積回路の製造方法 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US6417094B1 (en) | Dual-damascene interconnect structures and methods of fabricating same | |
| US6071809A (en) | Methods for forming high-performing dual-damascene interconnect structures | |
| US6828223B2 (en) | Localized slots for stress relieve in copper | |
| EP0913863A2 (en) | Method of manufacturing semiconductor device with copper wiring film | |
| WO1997022144A1 (en) | Reverse damascene via structures | |
| US6803300B2 (en) | Method of manufacturing a semiconductor device having a ground plane | |
| CN101584043A (zh) | 不具有端部铝金属层的金属化层堆栈 | |
| JP2012147006A (ja) | 能動領域ボンディングの両立性のある高電流構造体 | |
| US7932187B2 (en) | Method for fabricating a semiconductor device | |
| US7566973B2 (en) | Semiconductor device and method of manufacturing the same | |
| US6403466B1 (en) | Post-CMP-Cu deposition and CMP to eliminate surface voids | |
| JPH11312704A (ja) | ボンドパッドを有するデュアルダマスク | |
| US6716743B2 (en) | Method of manufacturing a semiconductor device | |
| US20040266174A1 (en) | Method and apparatus of preventing tungsten pullout during tungsten chemical mill processing | |
| WO2002056364A2 (en) | Conductor reservoir volume for integrated circuit interconnects | |
| US7781334B2 (en) | Method of manufacturing a semiconductor device with through-chip vias | |
| WO2002041391A2 (en) | Amorphized barrier layer for integrated circuit interconnects | |
| US20020127849A1 (en) | Method of manufacturing dual damascene structure | |
| JP2004063995A (ja) | 半導体装置及び半導体装置の製造方法 | |
| US6413869B1 (en) | Dielectric protected chemical-mechanical polishing in integrated circuit interconnects | |
| US6977216B2 (en) | Method for forming metal wire in semiconductor device | |
| JPH11102911A (ja) | 半導体装置及びその製造方法 | |
| US6455938B1 (en) | Integrated circuit interconnect shunt layer | |
| US6248660B1 (en) | Method for forming metallic plug | |
| JP2004063996A (ja) | 半導体装置及びその製造方法 |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20050617 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20050617 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070518 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070522 |
|
| A521 | Request for written amendment filed |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20070713 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070807 |