JP2004038805A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2004038805A5 JP2004038805A5 JP2002197860A JP2002197860A JP2004038805A5 JP 2004038805 A5 JP2004038805 A5 JP 2004038805A5 JP 2002197860 A JP2002197860 A JP 2002197860A JP 2002197860 A JP2002197860 A JP 2002197860A JP 2004038805 A5 JP2004038805 A5 JP 2004038805A5
- Authority
- JP
- Japan
- Prior art keywords
- entry
- instruction
- entries
- cycle
- storage device
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
Priority Applications (2)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002197860A JP3808013B2 (ja) | 2002-07-05 | 2002-07-05 | 命令実行装置 |
| US10/331,917 US7278010B2 (en) | 2002-07-05 | 2002-12-31 | Instruction execution apparatus comprising a commit stack entry unit |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2002197860A JP3808013B2 (ja) | 2002-07-05 | 2002-07-05 | 命令実行装置 |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2004038805A JP2004038805A (ja) | 2004-02-05 |
| JP2004038805A5 true JP2004038805A5 (https=) | 2005-10-27 |
| JP3808013B2 JP3808013B2 (ja) | 2006-08-09 |
Family
ID=29997089
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2002197860A Expired - Fee Related JP3808013B2 (ja) | 2002-07-05 | 2002-07-05 | 命令実行装置 |
Country Status (2)
| Country | Link |
|---|---|
| US (1) | US7278010B2 (https=) |
| JP (1) | JP3808013B2 (https=) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP4486434B2 (ja) * | 2004-07-29 | 2010-06-23 | 富士通株式会社 | 命令リトライ検証機能付き情報処理装置および命令リトライ検証方法 |
| US20140156976A1 (en) * | 2011-12-22 | 2014-06-05 | Enric Gibert Codina | Method, apparatus and system for selective execution of a commit instruction |
| JP6098429B2 (ja) * | 2013-08-12 | 2017-03-22 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
| JP7020304B2 (ja) * | 2018-06-07 | 2022-02-16 | 富士通株式会社 | 演算処理装置及び演算処理装置の制御方法 |
| JP7131313B2 (ja) * | 2018-11-09 | 2022-09-06 | 富士通株式会社 | 演算処理装置および演算処理装置の制御方法 |
Family Cites Families (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| US6735685B1 (en) | 1992-09-29 | 2004-05-11 | Seiko Epson Corporation | System and method for handling load and/or store operations in a superscalar microprocessor |
| DE69329778T2 (de) | 1992-09-29 | 2001-04-26 | Seiko Epson Corp., Tokio/Tokyo | System und verfahren zur handhabung von laden und/oder speichern in einem superskalar mikroprozessor |
| TW260765B (https=) * | 1994-03-31 | 1995-10-21 | Ibm | |
| US5903740A (en) * | 1996-07-24 | 1999-05-11 | Advanced Micro Devices, Inc. | Apparatus and method for retiring instructions in excess of the number of accessible write ports |
| JP3469469B2 (ja) | 1998-07-07 | 2003-11-25 | 富士通株式会社 | 情報処理装置 |
| JP2001075803A (ja) | 1999-09-06 | 2001-03-23 | Ricoh Co Ltd | スーパースカラ型プロセッサにおけるリオーダーバッファ装置 |
| JP2001181708A (ja) | 1999-12-23 | 2001-07-03 | Nippon Steel Corp | 微小金属球の製造方法および装置 |
-
2002
- 2002-07-05 JP JP2002197860A patent/JP3808013B2/ja not_active Expired - Fee Related
- 2002-12-31 US US10/331,917 patent/US7278010B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| EP2069916B1 (en) | Effective use of a bht in processor having variable length instruction set execution modes | |
| US7721071B2 (en) | System and method for propagating operand availability prediction bits with instructions through a pipeline in an out-of-order processor | |
| KR101081674B1 (ko) | 워킹 글로벌 히스토리 레지스터를 이용하기 위한 시스템 및 방법 | |
| CN113196244B (zh) | 宏操作融合 | |
| JP5680709B2 (ja) | マイクロプロセッサ内の複数のレジスタ部を組み合わせる方法およびシステム | |
| US20130042089A1 (en) | Word line late kill in scheduler | |
| JP2005182825A5 (https=) | ||
| US8683179B2 (en) | Method and apparatus for performing store-to-load forwarding from an interlocking store using an enhanced load/store unit in a processor | |
| RU2006102503A (ru) | Способ и устройство тасования данных | |
| JP2006502504A5 (https=) | ||
| JPH11504458A (ja) | スーパースカラマイクロプロセッサにおける分岐予測正確度向上のための装置および方法 | |
| US10318303B2 (en) | Method and apparatus for augmentation and disambiguation of branch history in pipelined branch predictors | |
| JP2004038805A5 (https=) | ||
| US6708267B1 (en) | System and method in a pipelined processor for generating a single cycle pipeline stall | |
| JP2008310693A (ja) | 情報処理装置 | |
| US20080040576A1 (en) | Associate Cached Branch Information with the Last Granularity of Branch instruction in Variable Length instruction Set | |
| US7904697B2 (en) | Load register instruction short circuiting method | |
| TWI423125B (zh) | 微處理器以及相關指令執行方法 | |
| CN112596790B (zh) | 执行访存微指令的方法和装置 | |
| JP3808013B2 (ja) | 命令実行装置 | |
| JP2020110546A5 (https=) | ||
| US10613859B2 (en) | Triple-pass execution using a retire queue having a functional unit to independently execute long latency instructions and dependent instructions | |
| WO2025139109A1 (zh) | 指令处理组件、指令处理方法、处理器及相关装置 | |
| HK40057775B (zh) | 宏操作融合 | |
| JP2021010498A5 (https=) |