|
US7000202B1
(en)
*
|
1998-07-22 |
2006-02-14 |
Magma Design Automation, Inc. |
Method of vector generation for estimating performance of integrated circuit designs
|
|
US6937969B1
(en)
*
|
1999-06-10 |
2005-08-30 |
Interuniversitair Microelektronica Centrum (Imec) |
Method for determining signals in mixed signal systems
|
|
US7120877B2
(en)
*
|
2001-04-10 |
2006-10-10 |
National Instruments Corporation |
System and method for creating a graphical program including a plurality of portions to be executed sequentially
|
|
US7076416B2
(en)
*
|
2001-08-20 |
2006-07-11 |
Sun Microsystems, Inc. |
Method and apparatus for evaluating logic states of design nodes for cycle-based simulation
|
|
US7328195B2
(en)
*
|
2001-11-21 |
2008-02-05 |
Ftl Systems, Inc. |
Semi-automatic generation of behavior models continuous value using iterative probing of a device or existing component model
|
|
US20030149962A1
(en)
*
|
2001-11-21 |
2003-08-07 |
Willis John Christopher |
Simulation of designs using programmable processors and electronically re-configurable logic arrays
|
|
US7127384B2
(en)
*
|
2002-08-27 |
2006-10-24 |
Freescale Semiconductor, Inc. |
Fast simulation of circuitry having SOI transistors
|
|
US7110930B2
(en)
*
|
2002-11-15 |
2006-09-19 |
International Business Machines Corporation |
Integrated circuit and package modeling
|
|
DE10303684B4
(de)
*
|
2003-01-30 |
2005-11-24 |
Infineon Technologies Ag |
Verfahren und Vorrichtung zur formalen Schaltungsverifikation einer digitalen Schaltung
|
|
WO2006007474A2
(en)
*
|
2004-06-23 |
2006-01-19 |
Sioptical, Inc. |
Integrated approach for design, simulation and verification of monolithic, silicon-based opto-electronic circuits
|
|
US7617465B1
(en)
|
2004-09-16 |
2009-11-10 |
Cadence Design Systems, Inc. |
Method and mechanism for performing latch-up check on an IC design
|
|
US8448096B1
(en)
|
2006-06-30 |
2013-05-21 |
Cadence Design Systems, Inc. |
Method and system for parallel processing of IC design layouts
|
|
US8806426B2
(en)
*
|
2008-06-04 |
2014-08-12 |
Microsoft Corporation |
Configurable partitioning of parallel data for parallel processing
|
|
US8463587B2
(en)
*
|
2009-07-28 |
2013-06-11 |
Synopsys, Inc. |
Hierarchical order ranked simulation of electronic circuits
|
|
US8527257B2
(en)
|
2011-07-01 |
2013-09-03 |
Fujitsu Limited |
Transition-based macro-models for analog simulation
|
|
CN103034750B
(zh)
*
|
2011-09-30 |
2016-06-15 |
济南概伦电子科技有限公司 |
可重复电路仿真的方法和系统
|
|
US8903698B2
(en)
|
2012-05-15 |
2014-12-02 |
Fujitsu Limited |
Generating behavioral models for analog circuits
|
|
CN103970604B
(zh)
*
|
2013-01-31 |
2017-05-03 |
国际商业机器公司 |
基于MapReduce架构实现图处理的方法和装置
|
|
US9053278B1
(en)
|
2013-03-15 |
2015-06-09 |
Gear Design Solutions |
System and method for hybrid cloud computing for electronic design automation
|
|
US9286427B1
(en)
|
2013-03-15 |
2016-03-15 |
Gear Design Solutions |
System and method for netlist extraction and circuit simulation
|
|
TWI614686B
(zh)
*
|
2015-12-15 |
2018-02-11 |
財團法人工業技術研究院 |
系統模擬方法
|