JP2003345653A5 - - Google Patents

Download PDF

Info

Publication number
JP2003345653A5
JP2003345653A5 JP2002150389A JP2002150389A JP2003345653A5 JP 2003345653 A5 JP2003345653 A5 JP 2003345653A5 JP 2002150389 A JP2002150389 A JP 2002150389A JP 2002150389 A JP2002150389 A JP 2002150389A JP 2003345653 A5 JP2003345653 A5 JP 2003345653A5
Authority
JP
Japan
Prior art keywords
external
memory
access
data processing
bus
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002150389A
Other languages
English (en)
Japanese (ja)
Other versions
JP4114915B2 (ja
JP2003345653A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2002150389A priority Critical patent/JP4114915B2/ja
Priority claimed from JP2002150389A external-priority patent/JP4114915B2/ja
Publication of JP2003345653A publication Critical patent/JP2003345653A/ja
Publication of JP2003345653A5 publication Critical patent/JP2003345653A5/ja
Application granted granted Critical
Publication of JP4114915B2 publication Critical patent/JP4114915B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2002150389A 2002-05-24 2002-05-24 データ処理装置及びデータ処理システム Expired - Fee Related JP4114915B2 (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002150389A JP4114915B2 (ja) 2002-05-24 2002-05-24 データ処理装置及びデータ処理システム

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002150389A JP4114915B2 (ja) 2002-05-24 2002-05-24 データ処理装置及びデータ処理システム

Publications (3)

Publication Number Publication Date
JP2003345653A JP2003345653A (ja) 2003-12-05
JP2003345653A5 true JP2003345653A5 (enExample) 2005-09-29
JP4114915B2 JP4114915B2 (ja) 2008-07-09

Family

ID=29768259

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002150389A Expired - Fee Related JP4114915B2 (ja) 2002-05-24 2002-05-24 データ処理装置及びデータ処理システム

Country Status (1)

Country Link
JP (1) JP4114915B2 (enExample)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP5056487B2 (ja) * 2008-03-06 2012-10-24 富士通株式会社 デバッグ支援機構およびプロセッサシステム
TW201017421A (en) * 2008-09-24 2010-05-01 Panasonic Corp Cache memory, memory system and control method therefor
CN104932989B (zh) * 2014-03-21 2020-05-19 三星电子株式会社 数据到高速缓冲层次低延迟层级中的机会性高速缓冲注入
US10216640B2 (en) 2014-03-21 2019-02-26 Samsung Electronics Co., Ltd. Opportunistic cache injection of data into lower latency levels of the cache hierarchy
CN113900815A (zh) * 2021-10-15 2022-01-07 无锡江南计算技术研究所 异构众核处理器的高带宽访存方法及装置
CN114328311B (zh) * 2021-12-15 2024-09-06 珠海一微半导体股份有限公司 一种存储控制器架构、数据处理电路及数据处理方法

Similar Documents

Publication Publication Date Title
US6295582B1 (en) System and method for managing data in an asynchronous I/O cache memory to maintain a predetermined amount of storage space that is readily available
JP3587591B2 (ja) キャッシュ・ミスを制御する方法およびその計算機システム
US5524208A (en) Method and apparatus for performing cache snoop testing using DMA cycles in a computer system
US6434672B1 (en) Methods and apparatus for improving system performance with a shared cache memory
US12332790B2 (en) Multi-level cache security
US5249284A (en) Method and system for maintaining data coherency between main and cache memories
JPH07168763A (ja) ライトスルーキャシュ設計のシステムでのライトバックキャシュのコヒーレンシ
US8209490B2 (en) Protocol for maintaining cache coherency in a CMP
JPH05128000A (ja) 内蔵キヤツシユメモリを有するマイクロプロセツサおよびその内蔵キヤツシユメモリのテスト方法
US5269009A (en) Processor system with improved memory transfer means
US5590310A (en) Method and structure for data integrity in a multiple level cache system
US7325102B1 (en) Mechanism and method for cache snoop filtering
JP5976225B2 (ja) スティッキー抜去エンジンを伴うシステムキャッシュ
JP6228523B2 (ja) メモリ制御回路および半導体記憶装置
US7380068B2 (en) System and method for contention-based cache performance optimization
US5920891A (en) Architecture and method for controlling a cache memory
JPH04253240A (ja) コンピューターメモリシステムにおけるデータ統合方法
JPH04253243A (ja) コンピューターメモリシステムおよびデータエレメント清浄化法
JP2003345653A5 (enExample)
JPH03189845A (ja) 階層メモリ・システムおよびキヤツシユ・メモリ・サブシステム
US6826654B2 (en) Cache invalidation bus for a highly scalable shared cache memory hierarchy
KR970029072A (ko) 이중 디렉토리 가상 캐쉬 및 그 제어 방법
US5974511A (en) Cache subsystem with pseudo-packet switch
US7519778B2 (en) System and method for cache coherence
JPH08110874A (ja) ルックアサイドキャッシュシステムを有するコンピュータシステム