JP2003324114A - Sealing compound filling method and sealing compound filling device - Google Patents

Sealing compound filling method and sealing compound filling device

Info

Publication number
JP2003324114A
JP2003324114A JP2002129603A JP2002129603A JP2003324114A JP 2003324114 A JP2003324114 A JP 2003324114A JP 2002129603 A JP2002129603 A JP 2002129603A JP 2002129603 A JP2002129603 A JP 2002129603A JP 2003324114 A JP2003324114 A JP 2003324114A
Authority
JP
Japan
Prior art keywords
sealant
substrate
electronic component
filling
gap
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2002129603A
Other languages
Japanese (ja)
Inventor
Kenzo Kitazaki
健三 北崎
Toshio Kato
俊夫 加藤
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taiyo Yuden Co Ltd
Original Assignee
Taiyo Yuden Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taiyo Yuden Co Ltd filed Critical Taiyo Yuden Co Ltd
Priority to JP2002129603A priority Critical patent/JP2003324114A/en
Publication of JP2003324114A publication Critical patent/JP2003324114A/en
Withdrawn legal-status Critical Current

Links

Landscapes

  • Encapsulation Of And Coatings For Semiconductor Or Solid State Devices (AREA)

Abstract

<P>PROBLEM TO BE SOLVED: To adaptively fill a sealing compound with a proper amount corresponding to variations even if the variations occur in a gap between an electronic part and a substrate, thereby avoiding the problem of a defective external appearance and the problem of a malfunction. <P>SOLUTION: A sealing compound filling device 20 comprises a measuring means 21 for measuring the surface height H<SB>1</SB>of an electronic part 26 and the surface height H<SB>2</SB>of a substrate 28 in a state that an electrode 27 of the electronic part 26 is connected to an electrode 29 of the substrate 28, and a control means 22 for controlling the amount of a sealing compound 2 to be filled in a gap Gap between the electronic part 26 and the substrate 28 based on the measured value. Since H<SB>1</SB>varies corresponding to the Gap, when the Gap is larger than a proper gap, the filling amount of the sealing compound 32 is controlled toward an increase, while, when the Gap is smaller than the proper gap, the filling amount of the sealing compound 32 is controlled toward a decrease, thereby filling the sealing compound 32 with the proper amount corresponding to variations of the Gap. <P>COPYRIGHT: (C)2004,JPO

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明は、封止剤充填方法及
び封止剤充填装置に関する。詳しくは、キャピラリーフ
ロー(Capillary Flow)により、基板実装部品と基板と
の間に樹脂等の封止剤を充填して当該部品を封止する封
止剤充填方法及び封止剤充填装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a sealant filling method and a sealant filling device. More specifically, the present invention relates to a sealant filling method and a sealant filling device that fill a sealant such as a resin between a substrate-mounted component and a substrate by a capillary flow to seal the component.

【0002】[0002]

【従来の技術】電子部品の高密度実装技術の一つに「フ
リップチップ実装」がある。図5(a)は、フリップチ
ップ実装の構造図である。図示のものは、半導体ベアチ
ップなどの電子部品1の一面に形成された電極パッド2
と基板3の電極パッド4との間をバンプ5によって電気
的に接続した後、電子部品1の周囲及び電子部品1と基
板3との間の間隙に電気的絶縁性及び耐環境性のある封
止剤6を充填して組み立てられる。
2. Description of the Related Art "Flip chip mounting" is one of the high-density mounting techniques for electronic components. FIG. 5A is a structural diagram of flip-chip mounting. The illustrated one is an electrode pad 2 formed on one surface of an electronic component 1 such as a semiconductor bare chip.
After electrically connecting the bumps 5 and the electrode pads 4 of the substrate 3 with the bumps 5, a seal having electrical insulation and environment resistance is provided around the electronic component 1 and in the gap between the electronic component 1 and the substrate 3. It is assembled by filling the stopper 6.

【0003】封止剤6は所定の圧力でノズル7から電子
部品1の側面付近に吐出される。吐出された封止剤6
は、電子部品1の側面と基板3の表面を覆い、且つ、そ
の一部は毛細管現象(A Capillary Phenomenon)によっ
て電子部品1と基板3との間の隙間に入り込む。したが
って、同図(a)に示すように、電子部品1の側面、電
子部品1の下面(電極パッド2の形成面)、基板3の上
面(電極パッド4の形成面)及びバンプ5が封止され、
パッケージと同等の性能(電気的絶縁性と耐環境性)が
得られるから、パッケージを不要にして高密度実装を実
現することができる。
The sealant 6 is discharged from the nozzle 7 near the side surface of the electronic component 1 with a predetermined pressure. Discharged sealant 6
Covers the side surface of the electronic component 1 and the surface of the substrate 3, and a part thereof enters into the gap between the electronic component 1 and the substrate 3 by the capillary phenomenon (A Capillary Phenomenon). Therefore, as shown in FIG. 1A, the side surface of the electronic component 1, the lower surface of the electronic component 1 (the surface on which the electrode pad 2 is formed), the upper surface of the substrate 3 (the surface on which the electrode pad 4 is formed) and the bump 5 are sealed. Is
Since the same performance (electrical insulation and environmental resistance) as that of the package can be obtained, it is possible to realize high-density mounting without using the package.

【0004】ところで、一般に基板3への電子部品1の
実装は、いわゆる「実装機」によって行われるが、実装
の際に、電子部品1と基板3との間の間隙、詳しくは、
電子部品1の下面(電極パッド2の形成面)と基板3の
上面(電極パッド4の形成面)との間の間隙Dにバラツ
キが生じることがある。
Generally, the mounting of the electronic component 1 on the substrate 3 is performed by a so-called "mounting machine". At the time of mounting, a gap between the electronic component 1 and the substrate 3, more specifically,
There may be variations in the gap D between the lower surface of the electronic component 1 (the surface on which the electrode pad 2 is formed) and the upper surface of the substrate 3 (the surface on which the electrode pad 4 is formed).

【0005】図5(b)は、大きすぎる間隙(以下「過
大間隙」)Dmaxの例、図5(c)は、小さすぎる間隙
(以下「微小間隙」)Dminの例である。ここに、Dmax
>D>Dminである。これらの図において、適正間隙D
のときと同じ量の封止剤6を充填した場合を考える。
FIG. 5B shows an example of an excessively large gap (hereinafter referred to as “excessive gap”) D max , and FIG. 5C shows an example of an excessively small gap (hereinafter referred to as “small gap”) D min . Where D max
>D> D min . In these figures, the proper gap D
Consider a case where the same amount of the sealant 6 as in the above case is filled.

【0006】過大間隙Dmaxの場合は、封止剤6が不足
するため、電子部品1の側面を充分に覆うことができ
ず、また、場合によっては、電子部品1の電極パッド
2、基板3の電極パッド4またはバンプ5の一部が露出
することもある。とりわけ、この露出は、電気的絶縁性
や耐環境性を損ない、電子回路の動作不良を招くという
不都合がある。一方、微小間隙Dminの場合は、封止剤
6が過多となり、たとえば、電子部品1の上面まで覆っ
てしまうこともあり、見栄えが悪くなるという不都合が
ある。したがって、見栄えや動作安定性の点で、封止剤
6の吐出量(充填量)は適正にコントロールされなけれ
ばならない。
In the case of the excessive gap D max , the side surface of the electronic component 1 cannot be sufficiently covered because the sealant 6 is insufficient, and in some cases, the electrode pad 2 and the substrate 3 of the electronic component 1 are not covered. A part of the electrode pad 4 or the bump 5 may be exposed. In particular, this exposure has a disadvantage that it impairs electrical insulation and environmental resistance and causes malfunction of the electronic circuit. On the other hand, in the case of the minute gap D min, the amount of the sealing agent 6 becomes excessive and, for example, the upper surface of the electronic component 1 may be covered, resulting in a disadvantage that the appearance is deteriorated. Therefore, in terms of appearance and operational stability, the discharge amount (filling amount) of the sealant 6 must be properly controlled.

【0007】(第一の従来技術)特開平7−24989
7号公報には、ICチップを基板上の放熱パッドに載置
する際に、前記基板の実装面に対するICチップの底面
とそのICチップのリードとのそれぞれの高さを変位セ
ンサで測定し、その高さの差に応じて、前記放熱パッド
に塗布する放熱剤(ICチップで発生した熱を効率よく
放熱パッドに逃がすためのもの:たとえば、サーマルグ
リース)の量を制御する「電子部品実装装置」が記載さ
れている。
(First Prior Art) Japanese Patent Laid-Open No. 7-24989
No. 7 discloses that when an IC chip is mounted on a heat dissipation pad on a substrate, the heights of the bottom surface of the IC chip and the leads of the IC chip with respect to the mounting surface of the substrate are measured by a displacement sensor, An electronic component mounting device that controls the amount of a heat dissipation agent (for efficiently releasing heat generated in the IC chip to the heat dissipation pad: for example, thermal grease) applied to the heat dissipation pad according to the height difference. Is described.

【0008】図6は、第一の従来技術の概念図である。
実装ヘッド10はXY軸方向(水平方向)に移動可能で
あり、実装ヘッド10に取り付けられた吸着ノズル11
は、そのノズル先端の負圧によりICチップ12を吸着
保持すると共に、Z軸方向(垂直方向)に移動可能であ
る。レーザ変位計等の変位センサ13は、吸着ノズル1
1の先端に保持されているICチップ12の底面の高さ
(Ha)とICチップ12のリード14の高さ(Hb)
を測定する。
FIG. 6 is a conceptual diagram of the first prior art.
The mounting head 10 is movable in the XY axis directions (horizontal direction), and the suction nozzle 11 attached to the mounting head 10
Can suck and hold the IC chip 12 by the negative pressure at the tip of the nozzle, and can move in the Z-axis direction (vertical direction). The displacement sensor 13 such as a laser displacement meter is used for the suction nozzle 1
1 is the height of the bottom surface of the IC chip 12 (Ha) and the height of the leads 14 of the IC chip 12 (Hb).
To measure.

【0009】ここで、Ha及びHbは所定の基準高Hr
からの相対高であり、Hrは不図示の実装テーブル(上
記のXY軸及びZ軸と同一の空間座標を共有するもの)
に載置された基板15の表面高である。基板15には上
記のリード14を接続するための電極パッド16と、上
記のICチップ12の底面を載せるための放熱パッド1
7とが形成されている。放熱パッド17の上に、前記の
測定値(Ha、Hb)に基づいてその量が制御された放
熱剤18を塗布部19によって塗布し、しかる後、実装
ヘッド10を動かしてICチップ12を基板15に表面
実装する。
Here, Ha and Hb are predetermined reference heights Hr.
Is a relative height from Hr, and Hr is a mounting table (not shown) (which shares the same spatial coordinates as the above XY axis and Z axis).
This is the surface height of the substrate 15 placed on. An electrode pad 16 for connecting the lead 14 and a heat dissipation pad 1 for mounting the bottom surface of the IC chip 12 on the substrate 15
7 are formed. A heat dissipation agent 18, the amount of which is controlled based on the above measured values (Ha, Hb), is applied on the heat dissipation pad 17 by the application unit 19, and then the mounting head 10 is moved to place the IC chip 12 on the substrate. Surface mount to 15.

【0010】(第二の従来技術)特開平3−52295
号公報には、クーリング素子(第一の従来技術の放熱パ
ッド17に相当するもの)に滴下したグリース(第一の
従来技術の放熱剤18に相当するもの)の形状を撮影す
ると共に、該形状におけるグリースの高さを測定し、そ
の撮影情報と測定値からグリースの塗布量をチェックす
るようにした「グリース塗布量検出装置」が記載されて
いる。
(Second Prior Art) Japanese Patent Laid-Open No. 3-52295
In the publication, the shape of the grease (corresponding to the heat dissipation agent 18 of the first conventional technology) dropped on the cooling element (corresponding to the heat dissipation pad 17 of the first conventional technology) is photographed and the shape is also taken. The "grease application amount detection device" is described in which the height of grease is measured and the application amount of grease is checked from the photographed information and the measured value.

【0011】(第三の従来技術)特開平11−4765
7号公報には、電子部品1個あたりに塗布すべき、封止
剤の塗布量を、封止剤の粘性及び電子部品のサイズに対
応した塗布回数に分割し、且つ、その塗布量を、塗布回
数が増えるに従って交互に増減を繰り返す量に設定し
て、各塗布時に割り当てるようにした「封止剤の供給制
御方法及び封止剤塗布装置」が記載されている。
(Third Prior Art) Japanese Patent Laid-Open No. 11-4765
No. 7, gazette divides the application amount of the sealant to be applied per electronic component into the number of times of application corresponding to the viscosity of the sealant and the size of the electronic component, and determines the application amount. There is described "a sealant supply control method and a sealant applying device" in which the amount is alternately increased and decreased as the number of applications increases, and is assigned at each application.

【0012】[0012]

【発明が解決しようとする課題】しかしながら、これら
の従来技術は、以下の点で不都合があり、前記の図5
(a)に示す表面実装部品に適用できないという問題点
がある。
However, these prior arts have the following disadvantages, and the above-mentioned FIG.
There is a problem that it cannot be applied to the surface mount component shown in (a).

【0013】(第一の従来技術の問題点)この技術で
は、ICチップ12の底面の高さ(Ha)とICチップ
12のリード14の高さ(Hb)を変位センサ13で測
定するが、同測定時におけるICチップ12は吸着ノズ
ル11の“先端に保持”されているから、要するに、そ
の測定値(Ha、Hb)は、基板15に“実装する前”
のICチップ12を測定対象として得られたものであ
る。
(Problem of First Prior Art) In this technique, the height (Ha) of the bottom surface of the IC chip 12 and the height (Hb) of the leads 14 of the IC chip 12 are measured by the displacement sensor 13. Since the IC chip 12 is “held at the tip” of the suction nozzle 11 at the time of the measurement, in short, the measured values (Ha, Hb) are “before mounting” on the substrate 15.
The IC chip 12 is obtained as a measurement target.

【0014】したがって、前記の図5(a)に示す表面
実装部品の状態、すなわち、電子部品1の一面に形成さ
れた電極パッド2と基板3の電極パッド4との間をバン
プ5によって電気的に接続した後の状態では、電子部品
1の一面(電極パッド2の形成面)が露出していないた
め、この第一の従来技術にあっては、電子部品1の底面
の高さを測定することができず、封止剤6の充填量を決
定するための情報をまったく得られない。
Therefore, the state of the surface mount component shown in FIG. 5A, that is, between the electrode pad 2 formed on one surface of the electronic component 1 and the electrode pad 4 of the substrate 3 is electrically provided by the bump 5. Since the one surface (the surface on which the electrode pad 2 is formed) of the electronic component 1 is not exposed in the state after being connected to, the height of the bottom surface of the electronic component 1 is measured in the first conventional technique. Therefore, no information for determining the filling amount of the sealant 6 can be obtained.

【0015】(第二の従来技術の問題点)この技術で
は、クーリング素子に滴下したグリースの形状を撮影す
ると共に、該形状におけるグリースの高さを測定する。
これらの撮影及び測定は、グリースを“滴下した後”に
行われるため、便宜的に「滴下」を「充填」と言い換
え、且つ、「グリース」を「封止剤」と言い換えること
にし、前記の図5(a)に示す表面実装部品に適用した
場合を想定すると、「電子部品1と基板3との間に充填
した封止剤6の形状を撮影する」と共に、「その形状に
おける封止剤6の高さを測定」することとなり、撮影
前に封止剤6を充填しなければならず、少なくともその
充填量を適正に制御できない。また、どの地点の高さ
をもって封止剤6の高さとするのかはっきりしないし、
そもそも、電子部品1と基板3との間の間隙Dに入り込
んだ封止剤6は目視できないので、高さ測定はおろか撮
影も不可能である。
(Problem of Second Prior Art) In this technique, the shape of the grease dropped on the cooling element is photographed and the height of the grease in the shape is measured.
Since these photographing and measurement are performed after "dripping" the grease, for convenience sake, "dripping" is replaced with "filling" and "grease" is replaced with "sealing agent". Assuming application to the surface mount component shown in FIG. 5A, “imaging the shape of the sealant 6 filled between the electronic component 1 and the substrate 3” and “sealant in that shape” The height of 6 must be measured ", and the sealant 6 must be filled before photographing, and at least the filling amount cannot be properly controlled. In addition, it is not clear which point the height of the sealant 6 should be.
In the first place, since the sealant 6 that has entered the gap D between the electronic component 1 and the substrate 3 cannot be visually observed, it is impossible to measure the height let alone the image.

【0016】(第三の従来技術の問題点)この技術は、
封止剤の塗布量を適正に制御するものであるが、その制
御態様は、封止剤の粘性及び電子部品のサイズに対応し
た塗布回数に分割し、且つ、その塗布量を、塗布回数が
増えるに従って交互に増減を繰り返す量に設定するとい
うものであり、前記の図5(a)に示す表面実装部品の
不都合、すなわち、『電子部品1の下面(電極パッド2
の形成面)と基板3の上面(電極パッド4の形成面)と
の間の間隙Dにバラツキが生じることがあり、そのバラ
ツキによって封止剤6の充填量に過不足が生じる』をま
ったく考慮していない。
(Problem of Third Prior Art) This technique is
The amount of the sealant applied is appropriately controlled. The control mode is divided into the number of times of application corresponding to the viscosity of the sealant and the size of the electronic component, and the amount of application is determined by the number of times of application. The increase and decrease are set so that the increase and decrease are alternately repeated, which is an inconvenience of the surface mount component shown in FIG. 5A, that is, "the lower surface of the electronic component 1 (the electrode pad 2
May occur in the gap D between the upper surface of the substrate 3 and the upper surface of the substrate 3 (the surface on which the electrode pad 4 is formed), and the variation may cause an excess or deficiency in the filling amount of the sealant 6. ” I haven't.

【0017】以上の点から、本発明の目的は、電子部品
と基板との間の間隙にバラツキが生じたとしても、その
バラツキに応じた適正な量の封止剤を適応的に充填する
ことができ、外観不良の問題(充填量過多の場合)と動
作不良の問題(充填量過小の場合)を回避できる封止剤
充填方法及び封止剤充填装置を提供することにある。
From the above point of view, the object of the present invention is to adaptively fill an appropriate amount of the sealing agent according to the variation, even if the gap between the electronic component and the substrate varies. And a sealing agent filling method and a sealing agent filling device capable of avoiding the problem of poor appearance (when the filling amount is too large) and the problem of defective operation (when the filling amount is too small).

【0018】[0018]

【課題を解決するための手段】本発明に係る封止剤充填
方法は、電子部品側の電極と基板側の電極とを接続した
状態で、前記電子部品と前記基板との間の間隙に封止剤
を充填して当該部品を封止する封止剤充填方法におい
て、前記の状態にある電子部品の表面高と前記基板の表
面高とを測定し、該測定値に基づいて前記封止剤の充填
量を制御することを特徴とするものである。
A method of filling a sealant according to the present invention seals a gap between the electronic component and the substrate in a state where an electrode on the electronic component side and an electrode on the substrate side are connected. In a sealant filling method of filling a stopper and sealing the component, the surface height of the electronic component in the state and the surface height of the substrate are measured, and the sealant is based on the measured value. It is characterized by controlling the filling amount of.

【0019】この発明では、実装状態にある電子部品の
表面高と基板の表面高とに基づいて封止剤の充填量が制
御される。ここで、電子部品の表面高は、その電子部品
と基板との間の間隙に対応して変化するから、当該間隙
が適正間隙よりも過大となった場合は封止剤の充填量を
増大方向に制御し、一方、当該間隙が適正間隙よりも過
小となった場合は封止剤の充填量を減少方向に制御する
ことにより、たとえ、同間隙にバラツキが生じたとして
も、そのバラツキに応じた適正な量の封止剤を適応的に
充填することができ、前記の不都合、すなわち、外観不
良の問題と動作不良の問題を回避することができる。
In the present invention, the filling amount of the sealant is controlled based on the surface height of the electronic component and the surface height of the substrate in the mounted state. Here, since the surface height of the electronic component changes corresponding to the gap between the electronic component and the substrate, if the gap becomes larger than the proper gap, the filling amount of the sealant increases. On the other hand, if the gap is smaller than the proper gap, the filling amount of the sealant is controlled in a decreasing direction so that even if there is variation in the gap, the variation can be adjusted according to the variation. Further, it is possible to adaptively fill a proper amount of the sealant, and it is possible to avoid the above-mentioned inconvenience, that is, the problem of poor appearance and the problem of malfunction.

【0020】また、その好ましい態様は、前記封止剤の
充填量は、前記電子部品の表面高と前記基板の表面高と
の差から前記電子部品の高さを減じた値に基づいて制御
されることを特徴とするものである。
In a preferred embodiment, the filling amount of the sealant is controlled based on a value obtained by subtracting the height of the electronic component from the difference between the surface height of the electronic component and the surface height of the substrate. It is characterized by that.

【0021】この態様では、実装状態にある電子部品の
表面高と基板の表面高との差から電子部品の高さを減じ
た値に基づいて封止剤の充填量が制御される。ここで、
実装状態にある電子部品と基板との間の間隙は、電子部
品の表面高と基板の表面高との差から電子部品の高さ
(その電子部品に固有の値であって、実装前から既知で
ある)を減じた値で与えられる。したがって、同間隙を
正しく計測することができ、適正間隙からのバラツキの
度合いを正確に把握し、封止剤の充填量を適正に制御す
ることができる。
In this aspect, the filling amount of the sealant is controlled based on the value obtained by subtracting the height of the electronic component from the difference between the surface height of the electronic component in the mounted state and the surface height of the substrate. here,
The gap between the electronic component in the mounted state and the substrate is the height of the electronic component due to the difference between the surface height of the electronic component and the surface height of the substrate (a value unique to the electronic component and known before mounting). Is given). Therefore, the gap can be accurately measured, the degree of variation from the proper gap can be accurately grasped, and the filling amount of the sealant can be appropriately controlled.

【0022】または、本発明に係る封止剤充填方法は、
基板に形成された凹部に封止剤を充填して当該凹部を封
止する封止剤充填方法において、前記凹部の深さを測定
し、該測定値に基づいて前記封止剤の充填量を制御する
ことを特徴とするものである。
Alternatively, the sealing agent filling method according to the present invention is
In a sealant filling method of filling a sealant in a recess formed in a substrate to seal the recess, the depth of the recess is measured, and the filling amount of the sealant is determined based on the measured value. It is characterized by controlling.

【0023】この発明では、基板に形成された凹部の深
さを測定し、その測定値に基づいて、当該凹部を封止す
るための封止剤の充填量が制御される。ここで、製造誤
差等によって凹部の深さにバラツキが生じた場合、封止
剤の過多または過小を招くが、凹部の実際の深さに基づ
いて封止剤の充填量を制御するので、かかる不都合を回
避できる。
In the present invention, the depth of the recess formed in the substrate is measured, and the filling amount of the sealant for sealing the recess is controlled based on the measured value. Here, when variations occur in the depth of the recess due to manufacturing errors or the like, the amount of the sealant may be excessive or insufficient, but since the filling amount of the sealant is controlled based on the actual depth of the recess, Inconvenience can be avoided.

【0024】また、その好ましい態様は、前記封止剤の
充填量は、前記測定値及び前記凹部の開口サイズから割
り出された前記凹部の容積に基づいて制御されることを
特徴とするものである。
In a preferred embodiment of the invention, the filling amount of the sealant is controlled based on the measured value and the volume of the recessed portion calculated from the opening size of the recessed portion. is there.

【0025】この態様では、凹部の実際の深さ及び凹部
の開口サイズから割り出された凹部の容積に基づいて、
封止剤の充填量が制御される。ここで、凹部の容積は、
封止剤の実際の充填量に相当するから、凹部を過不足な
く封止剤で充填することができる。
In this aspect, based on the actual depth of the recess and the volume of the recess calculated from the opening size of the recess,
The filling amount of the sealant is controlled. Here, the volume of the recess is
Since the amount corresponds to the actual filling amount of the sealant, the recesses can be filled with the sealant in proper proportion.

【0026】本発明に係る封止剤充填装置は、電子部品
側の電極と基板側の電極とを接続した状態にある前記電
子部品の表面高と前記基板の表面高とを測定する測定手
段と、該測定値に基づいて前記電子部品と前記基板との
間の間隙に充填する封止剤の充填量を制御する制御手段
と備えたことを特徴とするものである。
The sealant filling device according to the present invention comprises a measuring means for measuring the surface height of the electronic component and the surface height of the substrate in a state where the electrode on the electronic component side and the electrode on the substrate side are connected. A control means for controlling the filling amount of the sealant filled in the gap between the electronic component and the substrate based on the measured value is provided.

【0027】この発明では、実装状態にある電子部品の
表面高と基板の表面高とに基づいて封止剤の充填量が制
御される。ここで、電子部品の表面高は、その電子部品
と基板との間の間隙に対応して変化するから、当該間隙
が適正間隙よりも過大となった場合は封止剤の充填量を
増大方向に制御し、一方、当該間隙が適正間隙よりも過
小となった場合は封止剤の充填量を減少方向に制御する
ことにより、たとえ、同間隙にバラツキが生じたとして
も、そのバラツキに応じた適正な量の封止剤を適応的に
充填することができ、前記の不都合、すなわち、外観不
良の問題と動作不良の問題を回避することができる。
In the present invention, the filling amount of the encapsulant is controlled based on the surface height of the electronic component and the surface height of the substrate in the mounted state. Here, since the surface height of the electronic component changes corresponding to the gap between the electronic component and the substrate, if the gap becomes larger than the proper gap, the filling amount of the sealant increases. On the other hand, if the gap is smaller than the proper gap, the filling amount of the sealant is controlled in a decreasing direction so that even if there is variation in the gap, the variation can be adjusted according to the variation. Further, it is possible to adaptively fill a proper amount of the sealant, and it is possible to avoid the above-mentioned inconvenience, that is, the problem of poor appearance and the problem of malfunction.

【0028】また、その好ましい態様は、前記制御手段
は、前記電子部品の表面高と前記基板の表面高との差か
ら前記電子部品の高さを減じた値に基づいて封止剤の充
填量を制御することを特徴とするものである。
[0028] In a preferred aspect thereof, the control means is based on a value obtained by subtracting the height of the electronic component from the difference between the surface height of the electronic component and the surface height of the substrate, and the filling amount of the sealant. It is characterized by controlling.

【0029】この態様では、実装状態にある電子部品の
表面高と基板の表面高との差から電子部品の高さを減じ
た値に基づいて封止剤の充填量が制御される。ここで、
実装状態にある電子部品と基板との間の間隙は、電子部
品の表面高と基板の表面高との差から電子部品の高さ
(その電子部品に固有の値であって、実装前から既知で
ある)を減じた値で与えられる。したがって、同間隙を
正しく計測することができ、適正間隙からのバラツキの
度合いを正確に把握し、封止剤の充填量を適正に制御す
ることができる。
In this aspect, the filling amount of the sealant is controlled based on the value obtained by subtracting the height of the electronic component from the difference between the surface height of the electronic component in the mounted state and the surface height of the substrate. here,
The gap between the electronic component in the mounted state and the substrate is the height of the electronic component due to the difference between the surface height of the electronic component and the surface height of the substrate (a value unique to the electronic component and known before mounting). Is given). Therefore, the gap can be accurately measured, the degree of variation from the proper gap can be accurately grasped, and the filling amount of the sealant can be appropriately controlled.

【0030】または、本発明に係る封止剤充填装置は、
基板に形成された凹部の深さを測定する測定手段と、該
測定値に基づいて前記凹部に充填する封止剤の充填量を
制御する制御手段とを備えたことを特徴とするものであ
る。
Alternatively, the sealant filling device according to the present invention is
It is characterized by comprising a measuring means for measuring the depth of the recess formed in the substrate, and a control means for controlling the filling amount of the sealant to be filled in the recess based on the measured value. .

【0031】この発明では、基板に形成された凹部の深
さを測定し、その測定値に基づいて、当該凹部を封止す
るための封止剤の充填量が制御される。ここで、製造誤
差等によって凹部の深さにバラツキが生じた場合、封止
剤の過多または過小を招くが、凹部の実際の深さに基づ
いて封止剤の充填量を制御するので、かかる不都合を回
避できる。
In the present invention, the depth of the recess formed in the substrate is measured, and the filling amount of the sealant for sealing the recess is controlled based on the measured value. Here, when variations occur in the depth of the recess due to manufacturing errors or the like, the amount of the sealant may be excessive or insufficient, but since the filling amount of the sealant is controlled based on the actual depth of the recess, Inconvenience can be avoided.

【0032】また、その好ましい態様は、前記制御手段
は、前記測定値及び前記凹部の開口サイズから割り出さ
れた前記凹部の容積に基づいて前記封止剤の充填量を制
御することを特徴とするものである。
In a preferred aspect of the invention, the control means controls the filling amount of the sealant based on the measured value and the volume of the recess determined from the opening size of the recess. To do.

【0033】この態様では、凹部の実際の深さ及び凹部
の開口サイズから割り出された凹部の容積に基づいて、
封止剤の充填量が制御される。ここで、凹部の容積は、
封止剤の実際の充填量に相当するから、凹部を過不足な
く封止剤で充填することができる。
In this aspect, based on the actual depth of the recess and the volume of the recess determined from the opening size of the recess,
The filling amount of the sealant is controlled. Here, the volume of the recess is
Since the amount corresponds to the actual filling amount of the sealant, the recesses can be filled with the sealant in proper proportion.

【0034】[0034]

【発明の実施の形態】以下、図面を参照して本発明の実
施の形態を詳細に説明する。図1は、封止剤充填装置の
概念構成図である。この封止剤充填装置20は、独立し
た装置であってもよいし、ロータリーヘッド式やインラ
イン式または一括式などの実装機との併用装置であって
もよい。以下、説明の便宜上、独立した装置であるとし
て説明する。
BEST MODE FOR CARRYING OUT THE INVENTION Hereinafter, embodiments of the present invention will be described in detail with reference to the drawings. FIG. 1 is a conceptual configuration diagram of a sealant filling device. The sealant filling device 20 may be an independent device, or may be a combined device with a mounting machine such as a rotary head type, an in-line type, or a batch type. Hereinafter, for convenience of description, the description will be given as an independent device.

【0035】封止剤充填装置20は、少なくとも、計測
部(測定手段)21、制御部(制御手段)22及び吐出
部23を備える。計測部21は、テーブル24に載置さ
れた表面実装基板25の表面高を計測する。ここに、表
面実装基板25は、電子部品26の一面に形成された電
極パッド(電極)27と基板28の電極パッド(電極)
29との間をバンプ30によって電気的に接続したもの
である。電子部品26は、たとえば、半導体ベアチップ
やトランジスタなどの能動部品、抵抗やコンデンサまた
はフィルタなどの受動部品もしくはそれらの混在部品で
あり、要するに、所望の回路機能を実現するために必要
とされる任意の要素部品の一つである。
The sealant filling device 20 comprises at least a measuring section (measuring means) 21, a control section (control means) 22 and a discharge section 23. The measuring unit 21 measures the surface height of the surface mounting board 25 placed on the table 24. Here, the surface mount substrate 25 includes an electrode pad (electrode) 27 formed on one surface of the electronic component 26 and an electrode pad (electrode) of the substrate 28.
It is electrically connected to 29 by a bump 30. The electronic component 26 is, for example, an active component such as a semiconductor bare chip or a transistor, a passive component such as a resistor, a capacitor, or a filter, or a mixed component thereof, that is, any electronic component required to realize a desired circuit function. It is one of the component parts.

【0036】制御部22は、計測部21の計測値に基づ
いて表面実装基板25への封止剤32の充填量を演算
し、吐出部23は、その演算量に対応した量の封止剤3
2をノズル31から吐出する。
The control unit 22 calculates the filling amount of the sealant 32 in the surface mounting board 25 based on the measurement value of the measuring unit 21, and the discharging unit 23 calculates the amount of the sealant corresponding to the calculated amount. Three
2 is discharged from the nozzle 31.

【0037】封止剤32は、電気的絶縁性及び耐環境性
(たとえば耐水性と多少の耐熱性)を有すると共に、吐
出の時点で粘性(流動性)を持ち、時間の経過(または
加熱等の物理的条件)に伴ってその粘性を失って固まる
(必ずしも固化を意味しない。流動しなくなればよい)
性質を持つものである。このような材料としては、たと
えば、エポキシ樹脂、アクリル樹脂、フェノール樹脂、
ポリイミド樹脂、熱硬化性シリコーン樹脂、熱硬化性P
PE樹脂、BCB樹脂などが知られている。
The sealant 32 has electrical insulation and environment resistance (for example, water resistance and some heat resistance), has viscosity (fluidity) at the time of ejection, and has elapsed time (or heating, etc.). (The physical conditions of the), it loses its viscosity and hardens (not necessarily means solidification; it does not have to flow)
It has a property. Examples of such materials include epoxy resin, acrylic resin, phenol resin,
Polyimide resin, thermosetting silicone resin, thermosetting P
PE resin, BCB resin and the like are known.

【0038】ノズル31の先端は、電子部品26の側面
付近に指向しており、このノズル31から吐出された封
止剤32は、その量が適正であれば、電子部品26の側
面を覆い、且つ、すそ野を引くようにカーブを描いて基
板28に定着する。加えて、封止剤32は、その粘性に
伴う毛細管現象によって、電子部品26の下面(電極パ
ッド27の形成面)と基板28の上面(電極パッド29
の形成面)との間の間隙Gapにも入り込み、結局、電
子部品26の電極パッド27、基板28の電極パッド2
9及びバンプ30のすべてが封止剤32によって封止さ
れ、電気的絶縁及び耐環境性の確保を図ることができ、
パッケージを不要にすることができる。
The tip of the nozzle 31 is directed toward the vicinity of the side surface of the electronic component 26, and if the amount of the sealant 32 discharged from the nozzle 31 is appropriate, it covers the side surface of the electronic component 26. At the same time, a curve is drawn so as to draw the skirt, and it is fixed on the substrate 28. In addition, the encapsulant 32 causes the lower surface of the electronic component 26 (the surface on which the electrode pad 27 is formed) and the upper surface of the substrate 28 (the electrode pad 29) due to the capillary phenomenon associated with its viscosity.
The gap Gap between the electrode pad 27 of the electronic component 26 and the electrode pad 2 of the substrate 28.
9 and the bumps 30 are all sealed with the sealant 32, and electrical insulation and environmental resistance can be secured.
The package can be eliminated.

【0039】さて、冒頭でも説明したとおり、封止剤3
2の充填量を一定にした場合は、Gapの大小によって
充填量に過不足が生じる。すなわち、充填量過小は最悪
の場合、電極パッド27、29またはバンプ30の露出
を招き、動作不良の要因となるし、充填量過多は外観不
良の問題を招く。
Now, as explained at the beginning, the sealant 3
When the filling amount of 2 is constant, the filling amount becomes excessive or insufficient depending on the size of Gap. That is, in the worst case, an excessively small amount of filling causes the electrode pads 27, 29 or the bumps 30 to be exposed, which causes a malfunction, and an excessively large amount of filling causes a problem of poor appearance.

【0040】本実施の形態では、かかる不都合を回避す
るために、計測部21により、表面実装基板25の表面
高、詳しくは、表面実装基板25の電子部品26の表面
高(H1)と、表面実装基板25の基板28の表面高
(H2)とを計測し、制御部22で、それらの計測値
(H1、H2)と電子部品26の既知の高さ(H3)とか
ら実際のGapを求め、そのGapに適合した量の封止
剤32を吐出部23のノズル31から吐出する。
In the present embodiment, in order to avoid such an inconvenience, the measuring unit 21 uses the surface height of the surface mounting board 25, more specifically, the surface height (H 1 ) of the electronic component 26 of the surface mounting board 25, The surface height (H 2 ) of the substrate 28 of the surface-mounting substrate 25 is measured, and the control unit 22 uses the measured values (H 1 , H 2 ) and the known height (H 3 ) of the electronic component 26. The actual Gap is obtained, and the amount of the sealant 32 suitable for the Gap is ejected from the nozzle 31 of the ejection unit 23.

【0041】Gapは、次式(1)で与えられる。 Gap=H1−H2−H3 ・・・・(1) この式は、要するに、電子部品26の表面高(H1)と
基板28の表面高(H2)との差(H1−H2)を求め、
その差から電子部品26の既知の高さ(H3)を減算し
て、その答えをGapとするものである。たとえば、電
子部品26の表面高(H1)を1.0mm、基板28の
表面高(H2)を0.0mm(すなわち基準高)、電子
部品26の既知の高さ(H3)を0.6mmとした場
合、Gapは、上式(1)より、1.0mm−0.0m
m−0.6mm=0.4mmになる。吐出部23は、こ
の「Gap=0.4mm」に適合した量の封止剤32を
ノズル31から吐出する。
Gap is given by the following equation (1). Gap = H 1 -H 2 -H 3 ···· (1) This equation is, in short, the difference between the surface height of the electronic component 26 (H 1) and the surface height of the substrate 28 (H 2) (H 1 - H 2 ),
The known height (H 3 ) of the electronic component 26 is subtracted from the difference, and the answer is Gap. For example, the surface height (H 1 ) of the electronic component 26 is 1.0 mm, the surface height (H 2 ) of the substrate 28 is 0.0 mm (that is, the reference height), and the known height (H 3 ) of the electronic component 26 is 0. When it is set to 0.6 mm, Gap is 1.0 mm-0.0 m from the above formula (1).
m-0.6 mm = 0.4 mm. The ejection unit 23 ejects the sealant 32 in an amount suitable for this “Gap = 0.4 mm” from the nozzle 31.

【0042】ここで、計測部21は、先にも説明したと
おり、電子部品26の表面高(H1)と基板28の表面
高(H2)とを計測するものである。その具体的手段と
しては、たとえば、レーザ光を用いて被測定点の高さを
非接触で計測するもの、または、被測定点にピンの先端
を押し当ててそのピンの伸縮具合から被測定点の高さを
計測するものなど諸々存在するが、計測精度や応答性及
び装置コストなどを勘案して最適な手段を採用すればよ
い。
[0042] Here, the measuring unit 21, as described earlier, it is to measure the surface height of the electronic component 26 (H 1) and the surface height of the substrate 28 (H 2). As specific means thereof, for example, the height of the measured point is measured in a non-contact manner by using a laser beam, or the tip of the pin is pressed against the measured point to measure the expansion / contraction state of the pin. Although there are various types of devices that measure the height of the device, the optimum means may be adopted in consideration of measurement accuracy, responsiveness, device cost, and the like.

【0043】図2は、封止剤充填装置20の動作フロー
チャートを示す図である。この図において、封止剤充填
装置20は、まず、テーブル24に載置された表面実装
部品25の表面高(H1、H2)を計測する(ステップS
11)。H1は表面実装基板25の電子部品26の表面
高、H2は表面実装基板25の基板28の表面高であ
る。
FIG. 2 is a diagram showing an operation flowchart of the sealant filling device 20. In this figure, the sealant filling device 20 first measures the surface height (H 1 , H 2 ) of the surface mount component 25 placed on the table 24 (step S).
11). H 1 is the surface height of the electronic component 26 of the surface mount board 25, and H 2 is the surface height of the board 28 of the surface mount board 25.

【0044】次に、前式(1)より、電子部品26の下
面(電極パッド27の形成面)と基板28の上面(電極
パッド29の形成面)との間の間隙(Gap)を演算す
る(ステップS12)。そして、そのGapの大きさに
対応した充填量を設定し(ステップS13)、次いで、
吐出部23のノズル31から電子部品26の側面付近へ
封止剤32を吐出し(ステップS14)、その吐出量が
上記の設定充填量に達した時をもって吐出動作を終了す
る(ステップS15)。
Next, the gap (Gap) between the lower surface of the electronic component 26 (the surface on which the electrode pad 27 is formed) and the upper surface of the substrate 28 (the surface on which the electrode pad 29 is formed) is calculated from the equation (1). (Step S12). Then, the filling amount corresponding to the Gap size is set (step S13), and then,
The sealant 32 is discharged from the nozzle 31 of the discharge unit 23 to the vicinity of the side surface of the electronic component 26 (step S14), and when the discharge amount reaches the set filling amount, the discharge operation is ended (step S15).

【0045】図3は、封止剤の充填量制御の特性図であ
り、(a)は吐出時間を変化要素とするもの、(b)は
吐出圧力を変化要素とするものである。(a)におい
て、縦軸は実際の充填量、横軸は吐出時間である。特性
線40は、一定の吐出圧の元では吐出時間の長短に応じ
て実際の吐出量が増減変化することを表している。ま
た、(b)において、縦軸は実際の充填量、横軸は吐出
圧である。特性線41は、一定の吐出時間では吐出圧の
大小に応じて実際の吐出量が増減変化することを表して
いる。
3A and 3B are characteristic diagrams of the control of the filling amount of the sealant, where FIG. 3A shows the discharge time as a variable element, and FIG. 3B shows the discharge pressure as a variable element. In (a), the vertical axis is the actual filling amount and the horizontal axis is the ejection time. The characteristic line 40 represents that the actual discharge amount increases or decreases according to the length of the discharge time under a constant discharge pressure. Further, in (b), the vertical axis is the actual filling amount and the horizontal axis is the discharge pressure. The characteristic line 41 represents that the actual ejection amount increases or decreases according to the magnitude of the ejection pressure during a constant ejection time.

【0046】特性線40を利用する場合は、Gap(ス
テップS13で求めたもの)を埋めるのに充分な充填量
42を特定し、その充填量42と特性線40から、その
Gapに対応した吐出時間43を求めればよく、また、
特性線41を利用する場合は、Gap(ステップS13
で求めたもの)を埋めるのに充分な充填量44を特定
し、その充填量44と特性線41から、そのGapに対
応した吐出圧45を求めればよい。
When the characteristic line 40 is used, a filling amount 42 sufficient to fill Gap (obtained in step S13) is specified, and the ejection amount corresponding to the Gap is determined from the filling amount 42 and the characteristic line 40. You just have to find the time 43,
When using the characteristic line 41, Gap (step S13
It is sufficient to specify a filling amount 44 that is sufficient to fill (the value obtained in step 1) and obtain the ejection pressure 45 corresponding to the Gap from the filling amount 44 and the characteristic line 41.

【0047】以上、説明したとおり、本実施の形態で
は、表面実装基板25の電子部品26の表面高(H1
と、表面実装基板25の基板28の表面高(H2)とを
計測し、それらの計測値(H1、H2)と電子部品26の
既知の高さ(H3)とから実際のGapを求め、そのG
apに適合した量の封止剤32を表面実装基板25の電
子部品26の側面付近に吐出するようにしたから、たと
え、Gapにバラツキがあったとしても封止剤32に過
不足を生じることがなく、充填のし過ぎによる外観不良
を回避でき、また、充填不足による電極等(電極パッド
27、29やバンプ30)の露出を防止して動作不良の
問題も回避でき、表面実装基板25の品質向上に大きく
寄与する有益な効果を得ることができる。
As described above, in the present embodiment, the surface height (H 1 ) of the electronic component 26 of the surface mount board 25 is set.
And the surface height (H 2 ) of the substrate 28 of the surface-mounting substrate 25 are measured, and the actual Gap is calculated from the measured values (H 1 , H 2 ) and the known height (H 3 ) of the electronic component 26. For that G
Since the amount of the sealant 32 suitable for the ap is discharged to the vicinity of the side surface of the electronic component 26 of the surface mounting substrate 25, even if the gap varies, the sealant 32 may have an excess or deficiency. Of the surface mount substrate 25 can be avoided, and the appearance defect due to overfilling can be avoided, and the problem of malfunction can be avoided by preventing the exposure of the electrodes and the like (electrode pads 27, 29 and bumps 30) due to insufficient filling. A beneficial effect that greatly contributes to quality improvement can be obtained.

【0048】なお、上記の実施の形態では、電子部品と
基板との間の間隙(Gap)に封止剤を充填する例を示
したが、この態様に限定されない。たとえば、基板に形
成された凹部に封止剤を充填する例に適用してもよい。
In the above embodiment, the example in which the gap (Gap) between the electronic component and the substrate is filled with the sealant is shown, but the present invention is not limited to this mode. For example, it may be applied to an example in which the recess formed in the substrate is filled with the sealant.

【0049】図4は、他の実施の形態を示す要部概念図
であり、これは、上記の実施の形態における表面実装基
板25に置き換わる部分の図である。図において、基板
50には凹部51が形成されている。基板50は、それ
自体が最終形態の電子基板となるものであってもよく、
あるいは、その基板50の上に他の基板を積層固着して
多層構造基板の所定層となる部分基板であってもよい。
部分基板とした場合、基板50の凹部51の開口は、そ
の上に積層される他の基板によって閉鎖されることとな
り、この閉鎖状態においては、凹部51の内部は閉鎖さ
れた空間(いわゆる空洞)となるから、一般に「キャビ
ティ」(Cavity)と呼ばれる。
FIG. 4 is a conceptual view of a main portion of another embodiment, which is a view of a portion replacing the surface mount board 25 in the above embodiment. In the figure, the substrate 50 has a recess 51 formed therein. The substrate 50 may itself be the final form of the electronic substrate,
Alternatively, it may be a partial substrate in which another substrate is laminated and fixed onto the substrate 50 to form a predetermined layer of the multilayer structure substrate.
When the substrate is a partial substrate, the opening of the recess 51 of the substrate 50 is closed by another substrate stacked thereon, and in this closed state, the inside of the recess 51 is a closed space (so-called cavity). Therefore, it is generally called a "cavity".

【0050】さて、凹部51の形成目的または使用目的
は様々である。基板50に実装される電子部品の都合に
よって形成されることもあれば、基板50の電気的特性
を改善する目的で形成されることもある。または、基板
50の内部に電子部品53を埋設する(埋め込む)ため
の目的で形成されることもある。いずれの目的であって
も、その凹部51に封止剤52を充填して封止する必要
が生じた場合、その封止剤52の充填量は過不足が生じ
ない適正量でなければならない。充填量が少なければ凹
部51を完全に封止できず、たとえば、電子部品53を
埋設する場合は、その電子部品53の一部が露出してし
まうこともあるからである。または、充填量が多すぎた
場合は、封止剤52が基板50の表面から盛り上がって
しまい、見栄えが悪くなるし、多層構造基板を作成する
際に層間分離等の不都合を招くからである。
Now, the purpose of forming or using the concave portion 51 is various. It may be formed depending on the convenience of electronic components mounted on the substrate 50, or may be formed for the purpose of improving the electrical characteristics of the substrate 50. Alternatively, it may be formed for the purpose of embedding (embedding) the electronic component 53 inside the substrate 50. For any purpose, when it becomes necessary to fill and seal the concave portion 51 with the sealing agent 52, the filling amount of the sealing agent 52 must be an appropriate amount that does not cause excess or deficiency. This is because if the filling amount is small, the concave portion 51 cannot be completely sealed, and for example, when the electronic component 53 is embedded, a part of the electronic component 53 may be exposed. Alternatively, if the filling amount is too large, the encapsulant 52 bulges from the surface of the substrate 50, resulting in poor appearance, and inconvenience such as interlayer separation when producing a multilayer structure substrate.

【0051】そこで、この実施の形態では、基板50の
表面高(H11)と凹部51の底面高(H12)とを計測
し、これらの計測値(H11、H12)から凹部51の深さ
(H12−H11)を求め、深さと凹部51の開口サイズL
(既知である)から凹部51の容積を算出し、その容積
に応じた量の封止剤52を充填する。なお、凹部51に
電子部品53を埋め込む場合は、その電子部品53の体
積分Aを減じた値を容積とする。
Therefore, in this embodiment, the surface height (H 11 ) of the substrate 50 and the bottom surface height (H 12 ) of the recess 51 are measured, and these measured values (H 11 , H 12 ) are used to measure the recess 51. Obtain the depth (H 12 −H 11 ), and determine the depth and the opening size L of the recess 51.
The volume of the recess 51 is calculated from (known), and the amount of the sealant 52 corresponding to the volume is filled. When the electronic component 53 is embedded in the recess 51, a value obtained by subtracting the volume A of the electronic component 53 is defined as the volume.

【0052】このようにすれば、基板50に形成された
凹部51を適切な量の封止剤52で封止でき、見栄えの
改善及びその他の不都合回避を図ることができる。
In this way, the recess 51 formed in the substrate 50 can be sealed with an appropriate amount of the sealant 52, and the appearance can be improved and other disadvantages can be avoided.

【0053】[0053]

【発明の効果】一の発明によれば、実装状態にある電子
部品の表面高と基板の表面高とに基づいて封止剤の充填
量が制御される。電子部品の表面高と基板の表面高は、
その電子部品と基板との間の間隙に対応して変化するか
ら、当該間隙が適正間隙よりも過大となった場合は封止
剤の充填量を増大方向に制御し、一方、当該間隙が適正
間隙よりも過小となった場合は封止剤の充填量を減少方
向に制御することにより、たとえ、同間隙にバラツキが
生じたとしても、そのバラツキに応じた適正な量の封止
剤を適応的に充填することができ、前記の不都合、すな
わち、外観不良の問題と動作不良の問題を回避すること
ができる。
According to one aspect of the present invention, the filling amount of the sealant is controlled based on the surface height of the electronic component in the mounted state and the surface height of the substrate. The surface height of the electronic component and the surface height of the substrate are
Since the gap changes according to the gap between the electronic component and the substrate, if the gap becomes larger than the proper gap, the filling amount of the sealant is controlled to increase, while the gap becomes proper. If the gap is too small, the filling amount of the sealant is controlled in a decreasing direction so that even if there is variation in the gap, an appropriate amount of sealant can be applied according to the variation. Therefore, it is possible to avoid the above-mentioned inconvenience, that is, the problem of poor appearance and the problem of malfunction.

【0054】二の発明によれば、基板に形成された凹部
の深さを測定し、その測定値に基づいて、当該凹部を封
止するための封止剤の充填量が制御される。製造誤差等
によって凹部の深さにバラツキが生じた場合、封止剤の
過多または過小を招くが、凹部の実際の深さに基づいて
封止剤の充填量を制御するので、かかる不都合を回避で
きる。
According to the second invention, the depth of the recess formed in the substrate is measured, and the filling amount of the sealant for sealing the recess is controlled based on the measured value. If the depth of the recess varies due to manufacturing error or the like, the amount of the sealant will be too large or too small.However, since the filling amount of the sealant is controlled based on the actual depth of the recess, this problem is avoided. it can.

【図面の簡単な説明】[Brief description of drawings]

【図1】封止剤充填装置20の概念構成図である。FIG. 1 is a conceptual configuration diagram of a sealant filling device 20.

【図2】封止剤充填装置20の動作フローチャートを示
す図である。
FIG. 2 is a diagram showing an operation flowchart of the sealant filling device 20.

【図3】封止剤の充填量制御の特性図である。FIG. 3 is a characteristic diagram for controlling a filling amount of a sealant.

【図4】他の実施の形態を示す要部概念図である。FIG. 4 is a conceptual diagram of a main part showing another embodiment.

【図5】フリップチップ実装の構造図である。FIG. 5 is a structural diagram of flip-chip mounting.

【図6】第一の従来技術の概念図である。FIG. 6 is a conceptual diagram of a first conventional technique.

【符号の説明】[Explanation of symbols]

Gap 間隙 H1 電子部品の表面高 H2 基板の表面高 H3 電子部品の高さ L 開口サイズ 20 封止剤充填装置 21 計測部(測定手段) 22 制御部(制御手段) 26 電子部品 27 電極パッド(電極) 28 基板 29 電極パッド(電極) 32 封止剤 50 基板 51 凹部Gap Gap H 1 Surface height of electronic component H 2 Surface height of substrate H 3 Height of electronic component L Opening size 20 Sealant filling device 21 Measuring unit (measuring means) 22 Control unit (controlling means) 26 Electronic component 27 Electrode Pad (electrode) 28 Substrate 29 Electrode pad (electrode) 32 Sealant 50 Substrate 51 Recess

Claims (8)

【特許請求の範囲】[Claims] 【請求項1】 電子部品側の電極と基板側の電極とを接
続した状態で、前記電子部品と前記基板との間の間隙に
封止剤を充填して当該部品を封止する封止剤充填方法に
おいて、 前記の状態にある電子部品の表面高と前記基板の表面高
とを測定し、 該測定値に基づいて前記封止剤の充填量を制御すること
を特徴とする封止剤充填方法。
1. A sealant for sealing a component by filling a gap between the electronic component and the substrate with a sealant in a state where an electrode on the electronic component side and an electrode on the substrate side are connected to each other. In the filling method, the surface height of the electronic component in the above state and the surface height of the substrate are measured, and the filling amount of the sealing agent is controlled based on the measured values. Method.
【請求項2】 前記封止剤の充填量は、前記電子部品の
表面高と前記基板の表面高との差から前記電子部品の高
さを減じた値に基づいて制御されることを特徴とする請
求項1記載の封止剤充填方法。
2. The filling amount of the sealant is controlled based on a value obtained by subtracting the height of the electronic component from the difference between the surface height of the electronic component and the surface height of the substrate. The sealing agent filling method according to claim 1.
【請求項3】 基板に形成された凹部に封止剤を充填し
て当該凹部を封止する封止剤充填方法において、 前記凹部の深さを測定し、 該測定値に基づいて前記封止剤の充填量を制御すること
を特徴とする封止剤充填方法。
3. A sealant filling method for filling a sealant in a recess formed in a substrate to seal the recess, wherein the depth of the recess is measured, and the sealing is performed based on the measured value. A method for filling a sealing agent, which comprises controlling the filling amount of the sealing agent.
【請求項4】 前記封止剤の充填量は、前記測定値及び
前記凹部の開口サイズから割り出された前記凹部の容積
に基づいて制御されることを特徴とする請求項3記載の
封止剤充填方法。
4. The encapsulation according to claim 3, wherein the filling amount of the encapsulant is controlled based on the measured value and the volume of the recess determined from the opening size of the recess. Agent filling method.
【請求項5】 電子部品側の電極と基板側の電極とを接
続した状態にある前記電子部品の表面高と前記基板の表
面高とを測定する測定手段と、該測定値に基づいて前記
電子部品と前記基板との間の間隙に充填する封止剤の充
填量を制御する制御手段と備えたことを特徴とする封止
剤充填装置。
5. A measuring means for measuring the surface height of the electronic component and the surface height of the substrate in a state where an electrode on the electronic component side and an electrode on the substrate side are connected, and the electronic means based on the measured value. A sealant filling device, comprising: a control unit that controls a filling amount of a sealant that fills a gap between a component and the substrate.
【請求項6】 前記制御手段は、前記電子部品の表面高
と前記基板の表面高との差から前記電子部品の高さを減
じた値に基づいて封止剤の充填量を制御することを特徴
とする請求項5記載の封止剤充填装置。
6. The control means controls the filling amount of the encapsulant based on a value obtained by subtracting the height of the electronic component from the difference between the surface height of the electronic component and the surface height of the substrate. The sealant filling device according to claim 5, which is characterized in that.
【請求項7】 基板に形成された凹部の深さを測定する
測定手段と、 該測定値に基づいて前記凹部に充填する封止剤の充填量
を制御する制御手段とを備えたことを特徴とする封止剤
充填装置。
7. A measuring means for measuring the depth of a concave portion formed on a substrate, and a control means for controlling a filling amount of a sealant filling the concave portion based on the measured value. And a sealant filling device.
【請求項8】 前記制御手段は、前記測定値及び前記凹
部の開口サイズから割り出された前記凹部の容積に基づ
いて前記封止剤の充填量を制御することを特徴とする請
求項7記載の封止剤充填装置。
8. The control means controls the filling amount of the sealant based on the measured value and the volume of the recess determined from the opening size of the recess. Sealant filling device.
JP2002129603A 2002-05-01 2002-05-01 Sealing compound filling method and sealing compound filling device Withdrawn JP2003324114A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002129603A JP2003324114A (en) 2002-05-01 2002-05-01 Sealing compound filling method and sealing compound filling device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002129603A JP2003324114A (en) 2002-05-01 2002-05-01 Sealing compound filling method and sealing compound filling device

Publications (1)

Publication Number Publication Date
JP2003324114A true JP2003324114A (en) 2003-11-14

Family

ID=29542963

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002129603A Withdrawn JP2003324114A (en) 2002-05-01 2002-05-01 Sealing compound filling method and sealing compound filling device

Country Status (1)

Country Link
JP (1) JP2003324114A (en)

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006134917A (en) * 2004-11-02 2006-05-25 Apic Yamada Corp Method of sealing with resin
KR101004290B1 (en) 2008-08-08 2010-12-29 세크론 주식회사 Resin molding system for semiconductor device and method for molding semiconductor device with resin using the same
CN103533769A (en) * 2012-07-07 2014-01-22 Tdk株式会社 Liquid material discharge apparatus and method
JP2017076490A (en) * 2015-10-14 2017-04-20 株式会社豊田自動織機 Method for manufacturing power storage module
JP2017111872A (en) * 2015-12-14 2017-06-22 株式会社豊田自動織機 Method of manufacturing battery module and battery pack, battery module, and battery pack

Cited By (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2006134917A (en) * 2004-11-02 2006-05-25 Apic Yamada Corp Method of sealing with resin
KR101004290B1 (en) 2008-08-08 2010-12-29 세크론 주식회사 Resin molding system for semiconductor device and method for molding semiconductor device with resin using the same
CN103533769A (en) * 2012-07-07 2014-01-22 Tdk株式会社 Liquid material discharge apparatus and method
JP2014017340A (en) * 2012-07-07 2014-01-30 Tdk Corp Liquid material discharge device and method
JP2017076490A (en) * 2015-10-14 2017-04-20 株式会社豊田自動織機 Method for manufacturing power storage module
JP2017111872A (en) * 2015-12-14 2017-06-22 株式会社豊田自動織機 Method of manufacturing battery module and battery pack, battery module, and battery pack

Similar Documents

Publication Publication Date Title
US11088091B2 (en) Semiconductor package
US6576495B1 (en) Microelectronic assembly with pre-disposed fill material and associated method of manufacture
US6391683B1 (en) Flip-chip semiconductor package structure and process for fabricating the same
US20080081401A1 (en) Semiconductor device and manufacturing method thereof
US20090294978A1 (en) Semiconductor device, and manufacturing method therefor
CN113451255A (en) Open cavity bridge coplanar placement architecture and process
US20100193927A1 (en) Memory card and method for manufacturing memory card
JP2003007766A (en) Semiconductor electronic part
JP2003218289A (en) Semiconductor device and method for manufacturing the same and print mask
KR102276278B1 (en) Plasma Sensor Mounted Wafer And Manufacturing Method Thereof
JP2009188011A (en) Method and apparatus of manufacturing flip chip semiconductor device
JP2003324114A (en) Sealing compound filling method and sealing compound filling device
JPH08153830A (en) Semiconductor device and manufacture thereof
TWI361478B (en) Ic chip package
US6727119B2 (en) Method of encapsulating a semiconductor device attached to a wiring substrate using sealing resin
JP2000299330A (en) Method and apparatus for mounting bare chip, and mounting board thereon
US6160308A (en) Semiconductor device
KR20120062434A (en) Semiconductor package and method for manufacturing the same
JP2000260791A (en) Semiconductor device and its manufacture
TWI239609B (en) Method for manufacturing multi package module
US20230420406A1 (en) Intelligent dispensing adjustment system and method thereof
JP3918098B2 (en) Circuit module manufacturing method
JP4828997B2 (en) SEMICONDUCTOR PACKAGE AND ITS MOUNTING METHOD, AND INSULATED WIRING BOARD USED FOR THE SEMICONDUCTOR PACKAGE AND MANUFACTURING METHOD
US20230017846A1 (en) Package structure and method for fabricating same
TWI429041B (en) Flip-chip bonding method and structure for non-array bumps

Legal Events

Date Code Title Description
A300 Withdrawal of application because of no request for examination

Free format text: JAPANESE INTERMEDIATE CODE: A300

Effective date: 20050705