JP2003218266A - Module substrate - Google Patents

Module substrate

Info

Publication number
JP2003218266A
JP2003218266A JP2002013876A JP2002013876A JP2003218266A JP 2003218266 A JP2003218266 A JP 2003218266A JP 2002013876 A JP2002013876 A JP 2002013876A JP 2002013876 A JP2002013876 A JP 2002013876A JP 2003218266 A JP2003218266 A JP 2003218266A
Authority
JP
Japan
Prior art keywords
module substrate
electrode
opening
module
multilayer laminate
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2002013876A
Other languages
Japanese (ja)
Other versions
JP3932907B2 (en
Inventor
Eiji Okada
英治 岡田
Michio Tsuneoka
道朗 恒岡
Daisuke Nishimura
大介 西村
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2002013876A priority Critical patent/JP3932907B2/en
Publication of JP2003218266A publication Critical patent/JP2003218266A/en
Application granted granted Critical
Publication of JP3932907B2 publication Critical patent/JP3932907B2/en
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Abstract

<P>PROBLEM TO BE SOLVED: To increase the number of terminals in a module, and to reduce height. <P>SOLUTION: In the module substrate having an external connection electrode formed on the outer-periphery surface of a multilayer laminate, at least one opening is provided on the module substrate, an end face electrode is formed on a sidewall at the opening, electric connection is made to the end face electrode, and a second external electrode is formed on the surface of the multilayer laminate, thus increasing the number of terminals in the module, and reducing height. <P>COPYRIGHT: (C)2003,JPO

Description

【発明の詳細な説明】Detailed Description of the Invention

【0001】[0001]

【発明の属する技術分野】本発明はリフロー半田付けさ
れる表面実装モジュール基板に関し、さらに詳しくはそ
の端子構造に関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a surface mount module substrate to be reflow soldered, and more particularly to a terminal structure thereof.

【0002】[0002]

【従来の技術】従来のモジュール基板は図6、図7に示
す構成であった。図6はモジュールの裏面から見た斜視
図、図7はモジュール裏面の要部の拡大図を示す。以
下、図面に従って説明する。1はモジュールに使用され
る高周波回路が表面に形成された樹脂系のモジュール基
板であり、その周辺にスルーホールを分割して形成され
た端面電極2と、モジュール基板裏面3には端面電極2
に接続されたモジュール実装用の外部端子4が形成され
外部端子4の内部方向にはんだバンプ18を形成してい
る。モジュール基板1の表面は高周波回路を構成する電
子部品が実装され、電磁シールド用の金属製のカバー5
が取り付けられている。
2. Description of the Related Art A conventional module board has a structure shown in FIGS. FIG. 6 is a perspective view seen from the back surface of the module, and FIG. 7 is an enlarged view of a main part of the back surface of the module. Hereinafter, description will be given with reference to the drawings. Reference numeral 1 denotes a resin-based module substrate on the surface of which a high-frequency circuit used for a module is formed, and an end face electrode 2 formed by dividing a through hole in the periphery thereof, and an end face electrode 2 on the back face 3 of the module substrate.
The external terminals 4 for module mounting connected to the external terminals 4 are formed, and the solder bumps 18 are formed inward of the external terminals 4. On the surface of the module substrate 1, electronic parts constituting a high-frequency circuit are mounted, and a metal cover 5 for electromagnetic shielding is mounted.
Is attached.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、このよ
うな従来の構成では、モジュール基板の端子電極の個数
がモジュール基板の大きさに大きく影響する。すなわち
モジュール基板の大きさが小さくなるに従い形成できる
端子電極の個数が少なくなる。これにより、モジュール
基板の大きさが小さくなると、必要な個数の端子電極を
形成することができず、必要とされる回路を構成できな
い。
However, in such a conventional structure, the number of terminal electrodes on the module substrate has a great influence on the size of the module substrate. That is, as the size of the module substrate decreases, the number of terminal electrodes that can be formed decreases. As a result, when the size of the module substrate is reduced, the required number of terminal electrodes cannot be formed and the required circuit cannot be configured.

【0004】また、モジュール基板の表面に電子部品を
実装したモジュールの高さは前記モジュール基板の厚み
と前記電子部品の高さを加えた寸法になる。これによ
り、高さ寸法が大きい電子部品を使用する場合、要求さ
れる高さを有するモジュールを作製することができない
という欠点があった。
The height of the module having electronic components mounted on the surface of the module substrate is the sum of the thickness of the module substrate and the height of the electronic components. Therefore, when an electronic component having a large height is used, there is a drawback in that a module having a required height cannot be manufactured.

【0005】本発明はこのような問題点を解決するもの
で、モジュール基板のサイズを維持したまま端子電極を
増やし、かつモジュールの高さ寸法を小さくする構造を
持ったモジュール基板を提供することを目的としたもの
である。
The present invention solves such a problem, and it is an object of the present invention to provide a module substrate having a structure in which the number of terminal electrodes is increased and the height dimension of the module is reduced while maintaining the size of the module substrate. It is intended.

【0006】[0006]

【課題を解決するための手段】この目的を達成するため
に本発明は、多層積層体の外周表面に形成された外部接
続電極を有するモジュール基板において、前記モジュー
ル基板に少なくとも1つの開口部を設け、前記開口部の
側壁に端面電極を形成してなるモジュール基板で前記端
面電極と電気的に接続し前記多層積層体表面に第2の外
部電極を形成したものである。
In order to achieve this object, the present invention provides a module substrate having external connection electrodes formed on the outer peripheral surface of a multilayer laminate, wherein the module substrate is provided with at least one opening. A second external electrode is formed on the surface of the multi-layer laminate by being electrically connected to the end face electrode with a module substrate having an end face electrode formed on the side wall of the opening.

【0007】これによりモジュールの端子数増加および
低背化を得ることができる。
As a result, the number of terminals of the module can be increased and the height of the module can be reduced.

【0008】[0008]

【発明の実施の形態】本発明の請求項1に発明の発明
は、多層積層体の外周表面に形成された第1外部接続電
極と前記多層積層体に少なくとも1つの開口部を設け、
前記開口部の側壁に端面電極を形成してなるモジュール
基板で前記端面電極と電気的に接続し前記多層積層体表
面に第2の外部電極を形成していることを特徴とするモ
ジュール基板であり、これによりモジュール基板のサイ
ズを維持したまま端子電極を増やすことができ、かつ高
さ寸法が大きい電子部品を前記開口部に配置すること
で、モジュール基板の高さと電子部品の高さを足した寸
法を小さくすることができる。
BEST MODE FOR CARRYING OUT THE INVENTION In the invention of claim 1 of the present invention, the first external connection electrode formed on the outer peripheral surface of the multilayer laminate and at least one opening are provided in the multilayer laminate,
A module substrate having an end surface electrode formed on a side wall of the opening and electrically connected to the end surface electrode to form a second external electrode on the surface of the multilayer laminate. As a result, it is possible to increase the number of terminal electrodes while maintaining the size of the module substrate, and by arranging an electronic component having a large height in the opening, the height of the module substrate and the height of the electronic component are added. The size can be reduced.

【0009】本発明の請求項2に記載の発明は、開口部
の周辺に電子部品を配置できる端子電極を形成した請求
項1に記載のモジュール基板であり、開口部の周辺に端
子電極を形成しているため、電子部品の端子から多層積
層体の端面電極までの配線を短くすることができ、さら
に開口部を覆うように電子部品を配置できるため、電子
部品のパッケージ中央部のスペースを有効に活用でき
る。
The invention according to claim 2 of the present invention is the module substrate according to claim 1 in which a terminal electrode capable of disposing an electronic component is formed around the opening, and the terminal electrode is formed around the opening. Therefore, the wiring from the terminal of the electronic component to the end face electrode of the multilayer laminate can be shortened, and the electronic component can be arranged so as to cover the opening, so the space in the center of the package of the electronic component is effective. Can be used for.

【0010】本発明の請求項3に記載の発明は、開口部
に形成された端面電極がすべてアース電極を形成した請
求項1に記載のモジュール基板であり、パッケージの底
面にアース電極を有する電子部品のアース電極を端面電
極に電気的に接続することにより、アースおよび放熱効
果を強化することができる。
The invention according to claim 3 of the present invention is the module substrate according to claim 1 in which all the end face electrodes formed in the openings form ground electrodes, and an electronic device having a ground electrode on the bottom surface of the package. By electrically connecting the ground electrode of the component to the end surface electrode, it is possible to enhance the grounding and heat dissipation effects.

【0011】本発明の請求項4に記載の発明は、多層積
層体が無機材料であるセラミック部材にて形成された請
求項1に記載のモジュール基板であり、平面平坦性があ
るため、モジュールをマザーボードに実装する際に良好
に半田付けを行うことができる。
The invention according to claim 4 of the present invention is the module substrate according to claim 1 in which the multilayer laminate is formed of a ceramic member which is an inorganic material, and has a planar flatness. Good soldering can be done when mounting on the motherboard.

【0012】本発明の請求項5に記載の発明は、多層基
板が有機材料であるエポキシ系樹脂にて形成された請求
項1に記載のモジュール基板であり、製造が容易である
ため安価に製造できる。
The invention according to claim 5 of the present invention is the module substrate according to claim 1 in which the multilayer substrate is formed of an epoxy resin which is an organic material. it can.

【0013】以下、本発明の実施の形態について、図面
を用いて説明する。
Embodiments of the present invention will be described below with reference to the drawings.

【0014】(実施の形態1)図1は実施の形態1によ
るモジュール基板1の裏面の一部分である。図1に示す
ごとく、モジュール基板1は多層積層体9で構成されて
おり、多層積層体9には開口部19が開けられている。
開口部19の側壁に端面電極7を形成し、端面電極7と
電気的に接続して設けられた外部電極6を有している。
多層積層体9は無機材料であるセラミック部材または有
機材料であるエポキシ系樹脂にて形成されている。
(First Embodiment) FIG. 1 shows a part of the back surface of a module substrate 1 according to the first embodiment. As shown in FIG. 1, the module substrate 1 is composed of a multilayer laminate 9, and an opening 19 is formed in the multilayer laminate 9.
The end face electrode 7 is formed on the side wall of the opening 19, and the external electrode 6 is provided so as to be electrically connected to the end face electrode 7.
The multilayer laminate 9 is formed of a ceramic member which is an inorganic material or an epoxy resin which is an organic material.

【0015】図2はマザーボードに実装されたモジュー
ル基板1の表面の一部分であり、その断面図を図3に示
す。図2に示すごとく、開口部19の大きさは電子部品
10よりも大きく設定されており、電子部品10と多層
積層体9はマザーボード17のランド11と半田25に
より電気的に接続されている。端面電極7は電子部品1
0と多層積層体9を電気的に接続するために使用される
以外に、多層積層体9とマザーボード17の信号線およ
びアース線を電気的に接続するために使用しても良い。
FIG. 2 shows a part of the surface of the module substrate 1 mounted on the mother board, and its sectional view is shown in FIG. As shown in FIG. 2, the size of the opening 19 is set to be larger than that of the electronic component 10, and the electronic component 10 and the multilayer laminate 9 are electrically connected to the land 11 of the mother board 17 and the solder 25. The end surface electrode 7 is an electronic component 1
0 may be used to electrically connect the multi-layer stack 9 and the signal line and the ground line of the multi-layer stack 9 and the mother board 17 to each other.

【0016】(実施の形態2)図4は実施の形態2によ
るマザーボードに実装されたモジュール基板1の表面の
一部分であり、その断面図を図5に示す。このモジュー
ル基板1では開口部19の周辺に電子部品13を配置で
きる端子電極16が形成されている。開口部19に形成
された端面電極15はすべてアース電極になっており、
開口部19に対応するマザーボード17のランド11も
アース電極になっている。底面に端子電極14を有する
電子部品13は開口部19を覆うように実装され、電子
部品13の端子電極14の半田バンプが開口部19に流
れ込み、開口部19に半田25が満たされる。この半田
25にはモジュールをリフロー半田付けする際に溶融す
る融点を有する半田を用いる。
(Second Embodiment) FIG. 4 shows a part of the surface of a module substrate 1 mounted on a mother board according to the second embodiment, and a sectional view thereof is shown in FIG. In this module substrate 1, a terminal electrode 16 on which the electronic component 13 can be arranged is formed around the opening 19. The end surface electrodes 15 formed in the openings 19 are all ground electrodes,
The land 11 of the motherboard 17 corresponding to the opening 19 also serves as a ground electrode. The electronic component 13 having the terminal electrode 14 on the bottom surface is mounted so as to cover the opening 19, the solder bump of the terminal electrode 14 of the electronic component 13 flows into the opening 19, and the opening 19 is filled with the solder 25. As the solder 25, a solder having a melting point that melts when the module is reflow-soldered is used.

【0017】[0017]

【発明の効果】以上のように本発明によれば、モジュー
ル基板に少なくとも1つの開口部を設け、その開口部の
側壁に端面電極を形成し、その端面電極と電気的に接続
しモジュール基板表面に第2の外部電極を形成すること
により、モジュール基板のサイズを維持したまま端子電
極を増やし、かつモジュールの高さ寸法を小さくするこ
とができる。
As described above, according to the present invention, at least one opening is provided in the module substrate, the end face electrode is formed on the side wall of the opening, and the end face electrode is electrically connected to the module substrate surface. By forming the second external electrode on the substrate, the number of terminal electrodes can be increased and the height dimension of the module can be reduced while maintaining the size of the module substrate.

【図面の簡単な説明】[Brief description of drawings]

【図1】本発明の一実施の形態によるモジュール基板を
示す斜視図
FIG. 1 is a perspective view showing a module substrate according to an embodiment of the present invention.

【図2】本発明の一実施の形態によるモジュール基板を
示す斜視図
FIG. 2 is a perspective view showing a module substrate according to an embodiment of the present invention.

【図3】本発明の一実施の形態によるモジュール基板を
示す断面図
FIG. 3 is a cross-sectional view showing a module substrate according to an embodiment of the present invention.

【図4】本発明の他の実施の形態によるモジュール基板
を示す斜視図
FIG. 4 is a perspective view showing a module substrate according to another embodiment of the present invention.

【図5】本発明の他の実施の形態によるモジュール基板
を示す斜視図
FIG. 5 is a perspective view showing a module substrate according to another embodiment of the present invention.

【図6】従来のモジュール基板を示す斜視図FIG. 6 is a perspective view showing a conventional module substrate.

【図7】従来のモジュール基板を示す斜視図FIG. 7 is a perspective view showing a conventional module substrate.

【符号の説明】[Explanation of symbols]

1 モジュール基板 2 端面電極 3 モジュール基板裏面 4 第1外部電極 5 金属製カバー 6 第2外部電極 7 端面電極 9 多層積層体 10 電子部品 11 ランド 13 電子部品 14 端子電極 15 端面電極 16 端子電極 17 マザーボード 18 半田バンプ 19 開口部 25 半田 1 module board 2 End surface electrode 3 Module board back side 4 First external electrode 5 metal cover 6 Second external electrode 7 Edge electrode 9 Multi-layer laminate 10 electronic components 11 lands 13 Electronic components 14 terminal electrodes 15 Edge electrode 16 terminal electrode 17 Motherboard 18 Solder bump 19 opening 25 solder

───────────────────────────────────────────────────── フロントページの続き (72)発明者 西村 大介 大阪府門真市大字門真1006番地 松下電器 産業株式会社内   ─────────────────────────────────────────────────── ─── Continued front page    (72) Inventor Daisuke Nishimura             1006 Kadoma, Kadoma-shi, Osaka Matsushita Electric             Sangyo Co., Ltd.

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 多層積層体の外周表面に形成された第1
外部接続電極と前記多層積層体に少なくとも1つの開口
部を設け、前記開口部の側壁に端面電極を形成してなる
モジュール基板で前記端面電極と電気的に接続し前記多
層積層体表面に第2の外部電極を形成していることを特
徴とするモジュール基板。
1. A first layer formed on the outer peripheral surface of a multi-layer laminate.
At least one opening is provided in the external connection electrode and the multilayer laminate, and a module substrate having an end face electrode formed on a side wall of the opening is electrically connected to the end face electrode, and is electrically connected to the surface of the multilayer laminate. A module substrate having external electrodes formed thereon.
【請求項2】 開口部の周辺に電子部品を配置できる端
子電極を形成されたことを特徴とする請求項1記載のモ
ジュール基板。
2. The module substrate according to claim 1, wherein a terminal electrode on which an electronic component can be arranged is formed around the opening.
【請求項3】 開口部に形成された端面電極がすべてア
ース電極を形成したことを特徴とする請求項1記載のモ
ジュール基板。
3. The module substrate according to claim 1, wherein all the end face electrodes formed in the openings are ground electrodes.
【請求項4】 多層積層体が無機材料であるセラミック
部材にて形成されたことを特徴とする請求項1記載のモ
ジュール基板。
4. The module substrate according to claim 1, wherein the multilayer laminate is formed of a ceramic member which is an inorganic material.
【請求項5】 多層基板が有機材料であるエポキシ系樹
脂にて形成されたことを特徴とする請求項1記載のモジ
ュール基板。
5. The module substrate according to claim 1, wherein the multilayer substrate is formed of an epoxy resin which is an organic material.
JP2002013876A 2002-01-23 2002-01-23 Module board Expired - Fee Related JP3932907B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2002013876A JP3932907B2 (en) 2002-01-23 2002-01-23 Module board

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2002013876A JP3932907B2 (en) 2002-01-23 2002-01-23 Module board

Publications (2)

Publication Number Publication Date
JP2003218266A true JP2003218266A (en) 2003-07-31
JP3932907B2 JP3932907B2 (en) 2007-06-20

Family

ID=27650724

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2002013876A Expired - Fee Related JP3932907B2 (en) 2002-01-23 2002-01-23 Module board

Country Status (1)

Country Link
JP (1) JP3932907B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100875234B1 (en) * 2007-08-08 2008-12-19 삼성전기주식회사 Ceramic substrate and manufacturing method thereof, and camera module

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100875234B1 (en) * 2007-08-08 2008-12-19 삼성전기주식회사 Ceramic substrate and manufacturing method thereof, and camera module

Also Published As

Publication number Publication date
JP3932907B2 (en) 2007-06-20

Similar Documents

Publication Publication Date Title
JP4178880B2 (en) Module parts
JP2010067989A (en) Module component
JP2000114686A (en) Surface mounting component
JP2000331835A (en) Laminated electronic part and circuit module
JP2005150748A (en) Semiconductor chip package having decoupling capacitor and method for manufacturing same
JP2004134669A (en) Multilayer substrate with built-in ic chip and its manufacture
JP2005026263A (en) Hybrid integrated circuit
JP2003204244A (en) Saw filter
JP6984257B2 (en) Electronic device
JP2009218258A (en) High frequency module
JP2003218266A (en) Module substrate
JP6633151B2 (en) Circuit module
JP2005167507A (en) Surface-mounting piezoelectric oscillator
JP2004056155A (en) Modular component
JP3164182B2 (en) Composite electronic components
JP2001210984A (en) Radiating structure of part
JP2001257445A (en) Printed wiring board
JP2005191411A (en) High frequency integrated circuit device
JP2009231480A (en) Semiconductor device
JP2007067002A (en) High frequency module
JP2000252414A (en) Semiconductor device
JP5269657B2 (en) Electronic circuit unit
JP2007208192A (en) Electronic circuit module
KR100808531B1 (en) Printed circuit board, a printed circuit assembly and electronic apparatus
JP2008124273A (en) Shield structure substrate, and its manufacturing method

Legal Events

Date Code Title Description
A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20050117

RD01 Notification of change of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7421

Effective date: 20050704

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20060904

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060912

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20061110

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20061205

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20070205

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20070227

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20070312

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20100330

Year of fee payment: 3

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110330

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20110330

Year of fee payment: 4

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120330

Year of fee payment: 5

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130330

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130330

Year of fee payment: 6

FPAY Renewal fee payment (prs date is renewal date of database)

Free format text: PAYMENT UNTIL: 20140330

Year of fee payment: 7

LAPS Cancellation because of no payment of annual fees