JP2003114865A5 - - Google Patents

Download PDF

Info

Publication number
JP2003114865A5
JP2003114865A5 JP2001308994A JP2001308994A JP2003114865A5 JP 2003114865 A5 JP2003114865 A5 JP 2003114865A5 JP 2001308994 A JP2001308994 A JP 2001308994A JP 2001308994 A JP2001308994 A JP 2001308994A JP 2003114865 A5 JP2003114865 A5 JP 2003114865A5
Authority
JP
Japan
Prior art keywords
data transfer
queue
processing apparatus
channels
data
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2001308994A
Other languages
English (en)
Japanese (ja)
Other versions
JP2003114865A (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2001308994A priority Critical patent/JP2003114865A/ja
Priority claimed from JP2001308994A external-priority patent/JP2003114865A/ja
Publication of JP2003114865A publication Critical patent/JP2003114865A/ja
Publication of JP2003114865A5 publication Critical patent/JP2003114865A5/ja
Pending legal-status Critical Current

Links

JP2001308994A 2001-10-04 2001-10-04 データ転送制御回路およびデータ処理装置 Pending JP2003114865A (ja)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001308994A JP2003114865A (ja) 2001-10-04 2001-10-04 データ転送制御回路およびデータ処理装置

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001308994A JP2003114865A (ja) 2001-10-04 2001-10-04 データ転送制御回路およびデータ処理装置

Publications (2)

Publication Number Publication Date
JP2003114865A JP2003114865A (ja) 2003-04-18
JP2003114865A5 true JP2003114865A5 (enExample) 2005-06-16

Family

ID=19128219

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001308994A Pending JP2003114865A (ja) 2001-10-04 2001-10-04 データ転送制御回路およびデータ処理装置

Country Status (1)

Country Link
JP (1) JP2003114865A (enExample)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2005013137A1 (ja) * 2003-08-04 2005-02-10 Fujitsu Limited データ転送処理方法
GB2433333B (en) * 2005-12-13 2011-07-13 Advanced Risc Mach Ltd Distributed direct memory access provision within a data processing system

Similar Documents

Publication Publication Date Title
CN109144568B (zh) 将有效位通道作为矢量断言暴露于cpu
EP4276625B1 (en) Memory controller
CN109643233B (zh) 具有带读取和读取/前进操作数编码的流引擎的数据处理设备
JP2007505373A5 (enExample)
US7975080B2 (en) Methods and apparatus for providing bit-reversal and multicast functions utilizing DMA controller
US20120191915A1 (en) Efficient level two memory banking to improve performance for multiple source traffic and enable deeper pipelining of accesses by reducing bank stalls
JP2006522375A5 (enExample)
JP2004531830A5 (enExample)
EP3695318B1 (en) Servicing cpu demand requests with inflight prefetches
US20030105899A1 (en) Multiprocessor infrastructure for providing flexible bandwidth allocation via multiple instantiations of separate data buses, control buses and support mechanisms
JP2006195569A5 (enExample)
WO2006057316A1 (ja) プロセッサ、セキュア処理システム
KR930014089A (ko) 데이터 전송 장치
US12341534B2 (en) Butterfly network on load data return
JP2000227878A5 (enExample)
CN115827065A (zh) 使用早期和后期地址以及循环计数寄存器来跟踪架构状态的流引擎
KR20240117476A (ko) 컴퓨팅 아키텍처
TW406230B (en) Information processing method and information processing apparatus capable of increasing throughput by effectively using data bus
JP2003114865A5 (enExample)
RU2006101156A (ru) Кодирование команд программы доступа к данным
JP2003281074A5 (enExample)
JP2002244943A5 (enExample)
JP2009064360A5 (enExample)
DE60042383D1 (de) Datenübertragungssteuerungsgerät mit mehreren Toren
ATE320043T1 (de) Anschluss mehrerer prozessoren auf externen speicher mit burst mode