|
US6430083B1
(en)
|
2000-06-28 |
2002-08-06 |
Intel Corporation |
Register file scheme
|
|
US6632686B1
(en)
*
|
2000-09-29 |
2003-10-14 |
Intel Corporation |
Silicon on insulator device design having improved floating body effect
|
|
US6519177B1
(en)
|
2001-12-10 |
2003-02-11 |
Ami Semiconductor, Inc. |
Circuits and methods for initializing memory cells
|
|
US6608512B2
(en)
|
2001-12-28 |
2003-08-19 |
Honeywell International Inc. |
Full rail drive enhancement to differential SEU hardening circuit
|
|
US6735110B1
(en)
*
|
2002-04-17 |
2004-05-11 |
Xilinx, Inc. |
Memory cells enhanced for resistance to single event upset
|
|
US6794908B2
(en)
*
|
2002-05-31 |
2004-09-21 |
Honeywell International Inc. |
Radiation-hard circuit
|
|
US6909637B2
(en)
*
|
2002-11-27 |
2005-06-21 |
Honeywell International, Inc. |
Full rail drive enhancement to differential SEU hardening circuit while loading data
|
|
DE60327527D1
(de)
*
|
2003-09-23 |
2009-06-18 |
St Microelectronics Srl |
Ein verbessertes feldprogrammierbares Gate-Array
|
|
FR2872356B1
(fr)
*
|
2004-06-25 |
2007-01-19 |
St Microelectronics Sa |
Circuit bistable protege contre les aleas et rapide, bascule latch et bascule flip-flop utilisant un tel circuit bistable
|
|
GB2417588B
(en)
*
|
2004-08-23 |
2008-06-04 |
Seiko Epson Corp |
Memory cell
|
|
US20060119410A1
(en)
*
|
2004-12-06 |
2006-06-08 |
Honeywell International Inc. |
Pulse-rejecting circuit for suppressing single-event transients
|
|
US7233518B2
(en)
*
|
2005-02-04 |
2007-06-19 |
Honeywell International Inc. |
Radiation-hardened SRAM cell with write error protection
|
|
US7200031B2
(en)
*
|
2005-03-16 |
2007-04-03 |
Honeywell International, Inc. |
Proton and heavy ion SEU resistant SRAM
|
|
US7286393B2
(en)
*
|
2005-03-31 |
2007-10-23 |
Honeywell International Inc. |
System and method for hardening MRAM bits
|
|
US7084660B1
(en)
*
|
2005-04-04 |
2006-08-01 |
International Business Machines Corporation |
System and method for accelerated detection of transient particle induced soft error rates in integrated circuits
|
|
US7269057B2
(en)
*
|
2005-04-27 |
2007-09-11 |
Bae Systems Information And Electronic Systems Integration Inc. |
Method for connecting circuit elements within an integrated circuit for reducing single-event upsets
|
|
US7139190B1
(en)
*
|
2005-06-14 |
2006-11-21 |
Xilinx, Inc. |
Single event upset tolerant memory cell layout
|
|
US7236001B2
(en)
*
|
2005-09-02 |
2007-06-26 |
Honeywell International Inc. |
Redundancy circuits hardened against single event upsets
|
|
US8767444B2
(en)
*
|
2006-03-27 |
2014-07-01 |
Honeywell International Inc. |
Radiation-hardened memory element with multiple delay elements
|
|
US8115515B2
(en)
*
|
2006-03-28 |
2012-02-14 |
Honeywell International Inc. |
Radiation hardened differential output buffer
|
|
US20080115023A1
(en)
*
|
2006-10-27 |
2008-05-15 |
Honeywell International Inc. |
Set hardened register
|
|
US8189367B1
(en)
*
|
2007-02-23 |
2012-05-29 |
Bae Systems Information And Electronic Systems Integration Inc. |
Single event upset hardened static random access memory cell
|
|
US7529118B2
(en)
*
|
2007-03-28 |
2009-05-05 |
Intel Corporation |
Generalized interlocked register cell (GICE)
|
|
US7876602B2
(en)
*
|
2007-06-18 |
2011-01-25 |
Bae Systems Information And Electronic Systems Integration Inc. |
Single-event upset immune static random access memory cell circuit, system, and method
|
|
US7684232B1
(en)
|
2007-09-11 |
2010-03-23 |
Xilinx, Inc. |
Memory cell for storing a data bit value despite atomic radiation
|
|
US7649396B2
(en)
*
|
2007-09-28 |
2010-01-19 |
Intel Corporation |
Soft error rate hardened latch
|
|
US7804320B2
(en)
*
|
2008-06-13 |
2010-09-28 |
University Of South Florida |
Methodology and apparatus for reduction of soft errors in logic circuits
|
|
US8363455B2
(en)
|
2008-12-04 |
2013-01-29 |
David Rennie |
Eight transistor soft error robust storage cell
|
|
KR101252393B1
(ko)
*
|
2009-08-13 |
2013-04-12 |
사우스이스트 유니버시티 |
고밀도 및 강건성을 갖춘 서브문턱 메모리 셀 회로
|
|
US8378711B2
(en)
*
|
2011-03-01 |
2013-02-19 |
Stmicroelectronics S.R.L. |
Detection of single bit upset at dynamic logic due to soft error in real time
|
|
CN106328190B
(zh)
*
|
2015-06-30 |
2019-03-26 |
中芯国际集成电路制造(上海)有限公司 |
静态随机存储单元
|
|
FR3055463A1
(fr)
*
|
2016-08-31 |
2018-03-02 |
St Microelectronics Crolles 2 Sas |
Element de memorisation durci
|
|
US10998890B2
(en)
|
2017-12-29 |
2021-05-04 |
Bae Systems Information And Electronic Systems Integration Inc. |
Radiation-hardened D flip-flop circuit
|
|
US10734998B1
(en)
*
|
2019-05-31 |
2020-08-04 |
The Boeing Company |
Complementary self-limiting logic
|
