|
US6401118B1
(en)
*
|
1998-06-30 |
2002-06-04 |
Online Monitoring Services |
Method and computer program product for an online monitoring search engine
|
|
US6460132B1
(en)
*
|
1999-08-31 |
2002-10-01 |
Advanced Micro Devices, Inc. |
Massively parallel instruction predecoding
|
|
US6463506B1
(en)
*
|
2000-04-29 |
2002-10-08 |
Hewlett-Packard Company |
Arrangement of data within cache lines so that tags are first data received
|
|
WO2002043065A2
(en)
*
|
2000-11-27 |
2002-05-30 |
T.T.R. Technologies Ltd. |
A copy protected dvd disc and method for producing and validating same
|
|
US6804799B2
(en)
|
2001-06-26 |
2004-10-12 |
Advanced Micro Devices, Inc. |
Using type bits to track storage of ECC and predecode bits in a level two cache
|
|
US7043679B1
(en)
|
2002-06-27 |
2006-05-09 |
Advanced Micro Devices, Inc. |
Piggybacking of ECC corrections behind loads
|
|
US7415638B2
(en)
*
|
2004-11-22 |
2008-08-19 |
Qualcomm Incorporated |
Pre-decode error handling via branch correction
|
|
US7421568B2
(en)
*
|
2005-03-04 |
2008-09-02 |
Qualcomm Incorporated |
Power saving methods and apparatus to selectively enable cache bits based on known processor state
|
|
US7945763B2
(en)
*
|
2006-12-13 |
2011-05-17 |
International Business Machines Corporation |
Single shared instruction predecoder for supporting multiple processors
|
|
US8001361B2
(en)
*
|
2006-12-13 |
2011-08-16 |
International Business Machines Corporation |
Structure for a single shared instruction predecoder for supporting multiple processors
|
|
US20080148020A1
(en)
*
|
2006-12-13 |
2008-06-19 |
Luick David A |
Low Cost Persistent Instruction Predecoded Issue and Dispatcher
|
|
US7840786B2
(en)
*
|
2007-04-16 |
2010-11-23 |
Advanced Micro Devices, Inc. |
Techniques for storing instructions and related information in a memory hierarchy
|
|
US8898437B2
(en)
*
|
2007-11-02 |
2014-11-25 |
Qualcomm Incorporated |
Predecode repair cache for instructions that cross an instruction cache line
|
|
US7814300B2
(en)
|
2008-04-30 |
2010-10-12 |
Freescale Semiconductor, Inc. |
Configurable pipeline to process an operation at alternate pipeline stages depending on ECC/parity protection mode of memory access
|
|
US8145985B2
(en)
|
2008-09-05 |
2012-03-27 |
Freescale Semiconductor, Inc. |
Error detection schemes for a unified cache in a data processing system
|
|
US8291305B2
(en)
*
|
2008-09-05 |
2012-10-16 |
Freescale Semiconductor, Inc. |
Error detection schemes for a cache in a data processing system
|
|
US8356239B2
(en)
*
|
2008-09-05 |
2013-01-15 |
Freescale Semiconductor, Inc. |
Selective cache way mirroring
|
|
US8316186B2
(en)
*
|
2008-09-20 |
2012-11-20 |
Freescale Semiconductor, Inc. |
Method and apparatus for managing cache reliability based on an associated error rate
|
|
US8364896B2
(en)
*
|
2008-09-20 |
2013-01-29 |
Freescale Semiconductor, Inc. |
Method and apparatus for configuring a unified cache based on an associated error rate
|
|
US8266498B2
(en)
*
|
2009-03-31 |
2012-09-11 |
Freescale Semiconductor, Inc. |
Implementation of multiple error detection schemes for a cache
|
|
US9608826B2
(en)
|
2009-06-29 |
2017-03-28 |
Jpmorgan Chase Bank, N.A. |
System and method for partner key management
|
|
US9218286B2
(en)
*
|
2012-09-27 |
2015-12-22 |
Apple Inc. |
System cache with partial write valid states
|
|
US20140244932A1
(en)
*
|
2013-02-27 |
2014-08-28 |
Advanced Micro Devices, Inc. |
Method and apparatus for caching and indexing victim pre-decode information
|
|
US9348598B2
(en)
|
2013-04-23 |
2016-05-24 |
Arm Limited |
Data processing apparatus and method for pre-decoding instructions to be executed by processing circuitry
|
|
US9710324B2
(en)
|
2015-02-03 |
2017-07-18 |
Qualcomm Incorporated |
Dual in-line memory modules (DIMMs) supporting storage of a data indicator(s) in an error correcting code (ECC) storage unit dedicated to storing an ECC
|
|
US10296416B2
(en)
*
|
2016-07-02 |
2019-05-21 |
Intel Corporation |
Read from memory instructions, processors, methods, and systems, that do not take exception on defective data
|
|
US10291258B2
(en)
|
2017-05-25 |
2019-05-14 |
Advanced Micro Devices, Inc. |
Error correcting code for correcting single symbol errors and detecting double bit errors
|
|
US12353881B2
(en)
*
|
2020-09-26 |
2025-07-08 |
Intel Corporation |
Circuitry and methods for power efficient generation of length markers for a variable length instruction set
|