JP2002320381A - Power converter - Google Patents

Power converter

Info

Publication number
JP2002320381A
JP2002320381A JP2001123522A JP2001123522A JP2002320381A JP 2002320381 A JP2002320381 A JP 2002320381A JP 2001123522 A JP2001123522 A JP 2001123522A JP 2001123522 A JP2001123522 A JP 2001123522A JP 2002320381 A JP2002320381 A JP 2002320381A
Authority
JP
Japan
Prior art keywords
conductor
semiconductor switch
load
power supply
path
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2001123522A
Other languages
Japanese (ja)
Other versions
JP4356263B2 (en
Inventor
Koji Hino
浩二 日野
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Fuji Electric Co Ltd
Original Assignee
Fuji Electric Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Fuji Electric Co Ltd filed Critical Fuji Electric Co Ltd
Priority to JP2001123522A priority Critical patent/JP4356263B2/en
Publication of JP2002320381A publication Critical patent/JP2002320381A/en
Application granted granted Critical
Publication of JP4356263B2 publication Critical patent/JP4356263B2/en
Anticipated expiration legal-status Critical
Expired - Lifetime legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To control induced heat generated in a metal cabinet and also control jumping voltage generated when a current of a semiconductor switch is cut off. SOLUTION: The first conductor 21 connects the positive side of a DC power supply 11 and an input side of the semiconductor switch 12. The second conductor 22 includes the first path connecting a load 15 and the negative side of the DC power supply 11, and the second path connecting the load 15 and the anode side of a freewheeling diode 13. The third conductor 23 connects an output side of the semiconductor switch 12 and the cathode side of the freewheeling diode 13 and the load 15. The first and the second paths of the second conductor 22 are allocated adjacently in parallel.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、直流電源からチョ
ッパ回路により任意の直流電力を取り出す直流−直流電
力変換装置に係り、特に自己消弧型の半導体スイッチを
用いたチョッパ回路に好適な電力変換装置に関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a DC-DC power converter for extracting arbitrary DC power from a DC power supply by a chopper circuit, and more particularly to a power converter suitable for a chopper circuit using a self-extinguishing type semiconductor switch. Related to the device.

【0002】[0002]

【従来の技術】図2(a)は降圧チョッパ回路の概略を
示す回路図、図2(b)はその負荷電流の波形図であ
る。図2(a)で、半導体スイッチ12をオンすると、
直流電源11から負荷15へ供給される電流Icは、直
流リアクトル14があるため徐々に増加する。次に、半
導体スイッチ12をオフにすると、直流リアクトル14
に蓄えられたエネルギーにより、フリーホイリングダイ
オード13を通じて負荷15へ電流Ifが流れる。負荷
15に流れる負荷電流は、図2(b)に示すようにΔI
だけ変動を繰り返す。
2. Description of the Related Art FIG. 2A is a circuit diagram schematically showing a step-down chopper circuit, and FIG. 2B is a waveform diagram of the load current. In FIG. 2A, when the semiconductor switch 12 is turned on,
Current I c supplied from the DC power supply 11 to the load 15 is gradually increased because of the DC reactor 14. Next, when the semiconductor switch 12 is turned off, the DC reactor 14 is turned off.
The current If flows to the load 15 through the free-wheeling diode 13 due to the energy stored in the. The load current flowing through the load 15 is ΔI as shown in FIG.
Repeat the change only.

【0003】ここで例えば、絶縁ゲートバイポーラトラ
ンジスタ(IGBT)のような自己消弧型の半導体スイ
ッチを半導体スイッチ12として用いたとき、半導体ス
イッチ12がオンからオフへ切り替わる電流遮断時に、
半導体スイッチ12の端子間電圧Vsが跳ね上がる現象
が発生する。この半導体スイッチ12の電流遮断時の跳
ね上がり電圧の大きさは、直流電源11から半導体スイ
ッチ12までのインダクタンスの大きさに比例する。跳
ね上がり電圧が過大になると半導体スイッチ12が過電
圧で破壊される恐れがあるため、通常は、コンデンサを
主体とするスナバ回路を付加して跳ね上がり電圧を吸収
している。
Here, for example, when a semiconductor switch of a self-extinguishing type such as an insulated gate bipolar transistor (IGBT) is used as the semiconductor switch 12, when the semiconductor switch 12 switches off from on to off,
Phenomenon terminal voltage V s of the semiconductor switch 12 from jumping occurs. The magnitude of the jump voltage of the semiconductor switch 12 when the current is interrupted is proportional to the magnitude of the inductance from the DC power supply 11 to the semiconductor switch 12. If the jump voltage becomes excessive, the semiconductor switch 12 may be destroyed by the over voltage. Therefore, usually, a snubber circuit mainly including a capacitor is added to absorb the jump voltage.

【0004】図3は、降圧チョッパ回路を有する従来の
電力変換装置の主回路の構成図である。チョッパ回路の
半導体スイッチ12及びフリーホイリングダイオード1
3は、モジュール素子1内に構成されている。モジュー
ル素子1の各端子は、それぞれP側引き出し導体31,
N側引き出し導体32,出力引き出し導体33を介して
P側共通導体41,N側共通導体42,出力共通導体4
3へ接続されている。なお、図3では1つのモジュール
素子1のみが示されているが、複数のモジュール素子が
同様にして、P側引き出し導体31,N側引き出し導体
32,出力引き出し導体33を介してP側共通導体4
1,N側共通導体42,出力共通導体43へ接続され
る。
FIG. 3 is a configuration diagram of a main circuit of a conventional power converter having a step-down chopper circuit. Semiconductor switch 12 and freewheeling diode 1 of chopper circuit
3 is configured in the module element 1. Each terminal of the module element 1 is connected to a P-side lead conductor 31,
P-side common conductor 41, N-side common conductor 42, output common conductor 4 via N-side lead conductor 32 and output lead conductor 33
3 is connected. Although only one module element 1 is shown in FIG. 3, a plurality of module elements are similarly connected via a P-side lead conductor 31, an N-side lead conductor 32, and an output lead conductor 33 to a P-side common conductor. 4
1, the N-side common conductor 42 and the output common conductor 43 are connected.

【0005】直流電源11に接続されたP側共通導体4
1及びN側共通導体42は、コンデンサ等の付加回路の
組立性を考慮して、モジュール素子1の端子面と直交す
る方向に並べられている。そして、P側引き出し導体3
1及びN側引き出し導体32は、モジュール素子1の各
端子からP側共通導体41及びN側共通導体42までの
距離を最短にするように斜めに構成されており、これに
よりインダクタンスを低減して半導体スイッチ12の電
流遮断時の跳ね上がり電圧を抑制している。
The P-side common conductor 4 connected to the DC power supply 11
The 1 and N-side common conductors 42 are arranged in a direction orthogonal to the terminal surface of the module element 1 in consideration of the assemblability of an additional circuit such as a capacitor. And the P-side lead conductor 3
The 1 and N-side lead conductors 32 are obliquely configured to minimize the distance from each terminal of the module element 1 to the P-side common conductor 41 and the N-side common conductor 42, thereby reducing inductance. The jump voltage at the time of current interruption of the semiconductor switch 12 is suppressed.

【0006】[0006]

【発明が解決しようとする課題】図4は、降圧チョッパ
回路を有する従来の電力変換装置の主回路に発生する磁
束変化の説明図である。降圧チョッパ回路の負荷電流が
ΔIだけ変動を繰り返すため、出力引き出し導体33の
図4(a),図4(b)に破線矢印で示した電流変化Δ
Iに比例して、出力引き出し導体33の周りに磁束φC
が発生する。この磁束φCがモジュール素子1の設置さ
れた金属筐体2に鎖交すると、金属筐体2には鎖交磁束
を打ち消すために渦電流が流れ、金属抵抗による渦電流
損で誘導加熱が発生する。この金属筐体2に発生する誘
導加熱は、電力変換装置が大容量化して負荷電流が大き
くなる程顕著となる。従来、金属筐体の誘導加熱の対策
としては、抵抗の低いアルミニウム等の非磁性金属の使
用や、磁気シールド等が試行されていた。
FIG. 4 is an explanatory diagram of a change in magnetic flux generated in a main circuit of a conventional power converter having a step-down chopper circuit. Since the load current of the step-down chopper circuit repeatedly fluctuates by ΔI, the current change Δ of the output lead-out conductor 33 shown by a broken arrow in FIGS. 4A and 4B.
In proportion to I, the magnetic flux φ C around the output lead-out conductor 33
Occurs. When the magnetic flux φ C interlinks with the metal housing 2 in which the module element 1 is installed, an eddy current flows in the metal housing 2 to cancel the interlinkage magnetic flux, and induction heating occurs due to eddy current loss due to metal resistance. I do. The induction heating that occurs in the metal casing 2 becomes more remarkable as the power converter increases in capacity and the load current increases. Conventionally, as a countermeasure against induction heating of a metal housing, use of a non-magnetic metal such as aluminum having a low resistance, a magnetic shield, and the like have been tried.

【0007】本発明は、金属筐体に発生する誘導加熱を
抑制することを目的とする。本発明はまた、半導体スイ
ッチの電流遮断時の跳ね上がり電圧を抑制することを目
的とする。
An object of the present invention is to suppress induction heating generated in a metal housing. Another object of the present invention is to suppress a jump voltage at the time of current interruption of a semiconductor switch.

【0008】[0008]

【課題を解決するための手段】本発明に係る電力変換装
置は、自己消弧型の半導体スイッチとフリーホイリング
ダイオードとを含むチョッパ回路と、直流電源の正極側
と半導体スイッチの入力側とを接続する第1の導体と、
負荷と直流電源の負極側とを接続する第1の経路と、負
荷とフリーホイリングダイオードのアノード側とを接続
する第2の経路とを有する第2の導体と、半導体スイッ
チの出力側及びフリーホイリングダイオードのカソード
側と負荷とを接続する第3の導体とを備え、第2の導体
の第1及び第2の経路と第3の導体とを平行に近接して
配置したものである。第2の導体の負荷と直流電源の負
極側とを接続する第1の経路及び負荷とフリーホイリン
グダイオードのアノード側とを接続する第2の経路に流
れる電流は、半導体スイッチの出力側及びフリーホイリ
ングダイオードのカソード側と負荷とを接続する第3の
導体に流れる電流とは逆向きとなる。従って、第2の導
体の第1及び第2の経路と第3の導体とを平行に近接し
て配置すると、互いの導体で発生する磁束が打ち消さ
れ、金属筐体に鎖交する磁束が減少して誘導加熱が抑制
される。
A power converter according to the present invention includes a chopper circuit including a self-extinguishing type semiconductor switch and a free-wheeling diode, a positive electrode of a DC power supply, and an input of the semiconductor switch. A first conductor to be connected;
A second conductor having a first path connecting the load and the negative electrode side of the DC power supply, a second path connecting the load and the anode side of the free-wheeling diode, an output side of the semiconductor switch and a free path; A third conductor for connecting the cathode side of the wheeling diode to the load is provided, and the first and second paths of the second conductor and the third conductor are arranged in parallel and close to each other. The current flowing in the first path connecting the load of the second conductor to the negative electrode side of the DC power supply and the second path connecting the load and the anode side of the free-wheeling diode are output from the output side of the semiconductor switch and the free path. The direction is opposite to the current flowing through the third conductor connecting the cathode side of the wheeling diode and the load. Accordingly, when the first and second paths of the second conductor and the third conductor are arranged in parallel and close to each other, the magnetic flux generated in each conductor is canceled out, and the magnetic flux linked to the metal housing is reduced. As a result, induction heating is suppressed.

【0009】さらに、本発明に係る電力変換装置は、第
2の導体の第1の経路と第1の導体とを平行に近接して
配置したものである。第2の導体の負荷と直流電源の負
極側とを接続する第1の経路に流れる電流は、直流電源
の正極側と半導体スイッチの入力側とを接続する第1の
導体に流れる電流とは逆向きとなる。従って、第2の導
体の第1の経路と第1の導体とを平行に近接して配置す
ると、互いの導体で発生する磁束が打ち消され、金属筐
体に鎖交する磁束が減少して誘導加熱が抑制される。ま
た、互いの導体の自己インダクタンスが打ち消されるの
で、直流電源から半導体スイッチまでのインダクタンス
が減少して、半導体スイッチの電流遮断時の跳ね上がり
電圧が抑制される。
Further, in the power converter according to the present invention, the first path of the second conductor and the first conductor are arranged in parallel and close to each other. The current flowing through the first path connecting the load of the second conductor and the negative side of the DC power supply is opposite to the current flowing through the first conductor connecting the positive side of the DC power supply and the input side of the semiconductor switch. Orientation. Therefore, when the first path of the second conductor and the first conductor are arranged in parallel and close to each other, the magnetic flux generated in the conductors is canceled out, and the magnetic flux linked to the metal housing is reduced to induce the induction. Heating is suppressed. In addition, since the self-inductance of the conductors is canceled, the inductance from the DC power supply to the semiconductor switch is reduced, and the surge voltage at the time of current interruption of the semiconductor switch is suppressed.

【0010】[0010]

【発明の実施の形態】以下、本発明の実施の形態を添付
図面に従って説明する。図1は、本発明の一実施の形態
による電力変換装置の主回路の構成図である。本実施の
形態は、半導体スイッチ12として絶縁ゲートバイポー
ラトランジスタ(IGBT)を使用した例を示してい
る。
Embodiments of the present invention will be described below with reference to the accompanying drawings. FIG. 1 is a configuration diagram of a main circuit of a power conversion device according to an embodiment of the present invention. This embodiment shows an example in which an insulated gate bipolar transistor (IGBT) is used as the semiconductor switch 12.

【0011】図1において、チョッパ回路の半導体スイ
ッチ12及びフリーホイリングダイオード13は、モジ
ュール素子1内に構成されている。第1の導体21は、
直流電源11の正極側と半導体スイッチ12の入力側と
を接続している。第2の導体22は、電流経路が途中で
分岐しており、負荷15と直流電源11の負極側とを接
続する第1の経路と、負荷15とフリーホイリングダイ
オード13のアノード側とを接続する第2の経路とを有
する。第3の導体23は、半導体スイッチ12の出力側
及びフリーホイリングダイオード13のカソード側と負
荷15とを接続している。そして、第2の導体22の第
1及び第2の経路の共通部分と第3の導体23とが、互
いに平行に近接して配置されている。また、第2の導体
22の第1の経路と第1の導体21も、互いに平行に近
接して配置されている。なお、第2の導体22と第3の
導体23の間、及び第2の導体22と第1の導体21の
間には、図示は省略するが絶縁フィルム等により絶縁層
が形成されている。
In FIG. 1, a semiconductor switch 12 and a freewheeling diode 13 of a chopper circuit are formed in a module element 1. The first conductor 21
The positive side of the DC power supply 11 and the input side of the semiconductor switch 12 are connected. The second conductor 22 has a current path branched in the middle, and connects the load 15 to the negative side of the DC power supply 11, and connects the load 15 to the anode side of the free-wheeling diode 13. And a second path to be performed. The third conductor 23 connects the output side of the semiconductor switch 12 and the cathode side of the freewheeling diode 13 to the load 15. The common portion of the first and second paths of the second conductor 22 and the third conductor 23 are arranged in parallel and close to each other. Further, the first path of the second conductor 22 and the first conductor 21 are also arranged in parallel and close to each other. Although not shown, an insulating layer is formed between the second conductor 22 and the third conductor 23 and between the second conductor 22 and the first conductor 21 by an insulating film or the like.

【0012】図1において、第3の導体23に破線矢印
で示した電流が流れるとき、第2の導体22の第1及び
第2の経路の共通部分には破線矢印で示した逆向きの電
流が流れる。従って、第3の導体23に流れる電流によ
り発生する磁束φCは、第2の導体22の第1及び第2
の経路の共通部分に流れる電流により発生する磁束φ n
で打ち消される。このため、金属筐体2に鎖交する磁束
が減少し、金属筐体2に発生する渦電流損が減少して誘
導加熱が抑制される。
In FIG. 1, the third conductor 23 has a dashed arrow.
When the current shown by the symbol flows, the first and second conductors 22
In the common part of the second route, the reverse
The current flows. Therefore, the current flowing through the third conductor 23
Magnetic flux φCAre the first and second conductors of the second conductor 22.
Flux generated by the current flowing in the common part of the path n
Canceled by Therefore, the magnetic flux linked to the metal housing 2
Eddy current loss generated in the metal housing 2 is reduced
Induction heating is suppressed.

【0013】同様に、第1の導体21に破線矢印で示し
た電流が流れるとき、第2の導体22の第1の経路には
破線矢印で示した逆向きの電流が流れる。従って、第1
の導体21に流れる電流により発生する磁束は、第2の
導体22の第1の経路に流れる電流により発生する磁束
で打ち消される。このため、金属筐体2に鎖交する磁束
が減少し、金属筐体2に発生する渦電流損が減少して誘
導加熱が抑制される。
Similarly, when the current indicated by the dashed arrow flows through the first conductor 21, the reverse current indicated by the dashed arrow flows through the first path of the second conductor 22. Therefore, the first
The magnetic flux generated by the current flowing through the conductor 21 is canceled by the magnetic flux generated by the current flowing through the first path of the second conductor 22. For this reason, the magnetic flux linked to the metal housing 2 is reduced, the eddy current loss generated in the metal housing 2 is reduced, and the induction heating is suppressed.

【0014】また、互いに逆向きの電流が流れる2つの
導体は、発生する磁束を打ち消すだけでなく、互いの導
体の自己インダクタンスを打ち消す作用を持つ。従っ
て、第2の導体22の第1の経路と第1の導体21とを
互いに平行に近接して配置することにより、直流電源1
1から半導体スイッチ12までのインダクタンスが減少
して、半導体スイッチ12の電流遮断時の跳ね上がり電
圧が抑制される。
The two conductors through which currents flow in opposite directions not only cancel the generated magnetic flux but also cancel the self-inductance of the conductors. Therefore, by arranging the first path of the second conductor 22 and the first conductor 21 in parallel and close to each other, the DC power supply 1
The inductance from 1 to the semiconductor switch 12 is reduced, and the jump voltage at the time of current interruption of the semiconductor switch 12 is suppressed.

【0015】図5は、降圧チョッパ回路を有する従来の
電力変換装置に流れる電流の説明図である。図5の破線
矢印は、半導体スイッチ12がオンしているときに流れ
る電流を示している。図5に示すように、直流電源11
の正極側と半導体スイッチ12の入力側とを接続するP
側引き出し導体31と、負荷15とフリーホイリングダ
イオード13のアノード側とを接続するN側引き出し導
体32とでは、同時に逆向きの電流が流れない。従っ
て、従来の電力変換装置では、P側引き出し導体31と
N側引き出し導体32とが平行に配置されていても、本
発明のように直流電源11から半導体スイッチ12まで
のインダクタンスを減少する効果は発揮されない。
FIG. 5 is an explanatory diagram of a current flowing through a conventional power converter having a step-down chopper circuit. 5 indicates a current flowing when the semiconductor switch 12 is turned on. As shown in FIG.
Connecting the positive side of the switch to the input side of the semiconductor switch 12
In the side lead-out conductor 31 and the N-side lead-out conductor 32 connecting the load 15 and the anode side of the free-wheeling diode 13, no current flows in the opposite directions at the same time. Therefore, in the conventional power converter, even when the P-side lead conductor 31 and the N-side lead conductor 32 are arranged in parallel, the effect of reducing the inductance from the DC power supply 11 to the semiconductor switch 12 as in the present invention is not obtained. Not demonstrated.

【0016】本実施の形態ではチョッパ回路の半導体ス
イッチ及びフリーホイリングダイオードがモジュール素
子内に構成されていたが、本発明はモジュール素子に限
らず適用できる。また、本実施の形態では半導体スイッ
チとして絶縁ゲートバイポーラトランジスタ(IGB
T)を使用した例を示したが、本発明の半導体スイッチ
はこれに限らず、ゲートターンオフサイリスタ(GT
O),電界効果トランジスタ(FET),MOSFET
等、自己消弧型の半導体スイッチであればよい。なお、
本発明の第1の導体,第2の導体,第3の導体の形状
は、以上説明した実施の形態に限らず、第2の導体の第
1及び第2の経路と第3の導体とを平行に近接して配置
できるもの、または第2の導体の第1の経路と第1の導
体とを平行に近接して配置できるものであれば、様々な
形状を工夫することができる。
In the present embodiment, the semiconductor switch and the freewheeling diode of the chopper circuit are configured in the module element, but the present invention can be applied not only to the module element. In this embodiment, an insulated gate bipolar transistor (IGB) is used as a semiconductor switch.
T), the semiconductor switch of the present invention is not limited to this, and the gate turn-off thyristor (GT)
O), field effect transistor (FET), MOSFET
For example, a self-extinguishing type semiconductor switch may be used. In addition,
The shapes of the first conductor, the second conductor, and the third conductor of the present invention are not limited to the above-described embodiment, and the first and second paths of the second conductor and the third conductor may be used. Various shapes can be devised as long as they can be arranged in parallel and close, or can be arranged in parallel with the first path of the second conductor and the first conductor.

【0017】[0017]

【発明の効果】本発明によれば、第2の導体の負荷と直
流電源の負極側とを接続する第1の経路及び負荷とフリ
ーホイリングダイオードのアノード側とを接続する第2
の経路と、半導体スイッチの出力側及びフリーホイリン
グダイオードのカソード側と負荷とを接続する第3の導
体とを平行に近接して配置することにより、金属筐体の
鎖交磁束が減少して、金属筐体に発生する誘導加熱を抑
制することができる。また、本発明によれば、第2の導
体の負荷と直流電源の負極側とを接続する第1の経路
と、直流電源の正極側と半導体スイッチの入力側とを接
続する第1の導体とを平行に近接して配置することによ
り、直流電源から半導体スイッチまでのインダクタンス
が減少して、半導体スイッチの電流遮断時の跳ね上がり
電圧を抑制することができる。
According to the present invention, the first path connecting the load of the second conductor to the negative electrode of the DC power supply and the second path connecting the load to the anode of the free-wheeling diode.
And the third conductor connecting the output side of the semiconductor switch and the cathode side of the free-wheeling diode to the load are arranged in parallel and close to each other, so that the flux linkage of the metal housing is reduced. In addition, induction heating generated in the metal housing can be suppressed. Further, according to the present invention, the first path connecting the load of the second conductor to the negative side of the DC power supply, the first path connecting the positive side of the DC power supply and the input side of the semiconductor switch, and Are arranged in parallel and close to each other, the inductance from the DC power supply to the semiconductor switch is reduced, and the surge voltage at the time of interrupting the current of the semiconductor switch can be suppressed.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 本発明の一実施の形態による電力変換装置の
主回路の構成図である。
FIG. 1 is a configuration diagram of a main circuit of a power conversion device according to an embodiment of the present invention.

【図2】 図2(a)は降圧チョッパ回路の概略を示す
回路図、図2(b)はその負荷電流の波形図である。
FIG. 2A is a circuit diagram schematically showing a step-down chopper circuit, and FIG. 2B is a waveform diagram of the load current.

【図3】 降圧チョッパ回路を有する従来の電力変換装
置の主回路の構成図である。
FIG. 3 is a configuration diagram of a main circuit of a conventional power converter having a step-down chopper circuit.

【図4】 降圧チョッパ回路を有する従来の電力変換装
置の主回路に発生する磁束変化の説明図である。
FIG. 4 is an explanatory diagram of a change in magnetic flux generated in a main circuit of a conventional power converter having a step-down chopper circuit.

【図5】 降圧チョッパ回路を有する従来の電力変換装
置に流れる電流の説明図である。
FIG. 5 is an explanatory diagram of a current flowing in a conventional power converter having a step-down chopper circuit.

【符号の説明】[Explanation of symbols]

1…モジュール素子、2…金属筐体、11…直流電源、
12…半導体スイッチ、13…フリーホイリングダイオ
ード、14…直流リアクトル、15…負荷、21…第1
の導体、22…第2の導体、23…第3の導体
DESCRIPTION OF SYMBOLS 1 ... Module element, 2 ... Metal housing, 11 ... DC power supply,
12: semiconductor switch, 13: free-wheeling diode, 14: DC reactor, 15: load, 21: first
, 22 ... second conductor, 23 ... third conductor

Claims (2)

【特許請求の範囲】[Claims] 【請求項1】 自己消弧型の半導体スイッチとフリーホ
イリングダイオードとを含むチョッパ回路と、 直流電源の正極側と前記半導体スイッチの入力側とを接
続する第1の導体と、 負荷と直流電源の負極側とを接続する第1の経路と、負
荷と前記フリーホイリングダイオードのアノード側とを
接続する第2の経路とを有する第2の導体と、 前記半導体スイッチの出力側及び前記フリーホイリング
ダイオードのカソード側と負荷とを接続する第3の導体
とを備え、 前記第2の導体の第1及び第2の経路と前記第3の導体
とを平行に近接して配置したことを特徴とする電力変換
装置。
1. A chopper circuit including a self-extinguishing type semiconductor switch and a freewheeling diode, a first conductor connecting a positive side of a DC power supply and an input side of the semiconductor switch, a load and a DC power supply A second path connecting a load to the anode side of the free wheeling diode; a second conductor having a second path connecting the load to the anode side of the free wheeling diode; an output side of the semiconductor switch and the free wheel. A third conductor connecting the cathode side of the ring diode to a load, wherein the first and second paths of the second conductor and the third conductor are arranged in parallel and close to each other. Power converter.
【請求項2】 前記第2の導体の第1の経路と前記第1
の導体とを平行に近接して配置したことを特徴とする請
求項1に記載の電力変換装置。
2. A first path of the second conductor and the first path of the second conductor.
The power converter according to claim 1, wherein the conductors are arranged in parallel and close to each other.
JP2001123522A 2001-04-20 2001-04-20 Power converter Expired - Lifetime JP4356263B2 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2001123522A JP4356263B2 (en) 2001-04-20 2001-04-20 Power converter

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2001123522A JP4356263B2 (en) 2001-04-20 2001-04-20 Power converter

Publications (2)

Publication Number Publication Date
JP2002320381A true JP2002320381A (en) 2002-10-31
JP4356263B2 JP4356263B2 (en) 2009-11-04

Family

ID=18973063

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001123522A Expired - Lifetime JP4356263B2 (en) 2001-04-20 2001-04-20 Power converter

Country Status (1)

Country Link
JP (1) JP4356263B2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007014109A (en) * 2005-06-30 2007-01-18 Toshiba Mitsubishi-Electric Industrial System Corp Multi-parallel chopper device

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2007014109A (en) * 2005-06-30 2007-01-18 Toshiba Mitsubishi-Electric Industrial System Corp Multi-parallel chopper device
JP4582645B2 (en) * 2005-06-30 2010-11-17 東芝三菱電機産業システム株式会社 Multi-parallel chopper device

Also Published As

Publication number Publication date
JP4356263B2 (en) 2009-11-04

Similar Documents

Publication Publication Date Title
US8848405B2 (en) Highly efficient half-bridge DC-AC converter
US11355477B2 (en) Power semiconductor module and power conversion device
WO2016067835A1 (en) Power module and power circuit
JP4719746B2 (en) Cascode rectifier
US20110215746A1 (en) Semiconductor device
JPH11155286A (en) Power converter
JP2005354031A (en) Semiconductor device
JPH0680761B2 (en) Semiconductor device
JP2016059094A (en) Power module
US11489437B2 (en) DC inverter/converter current balancing for paralleled phase leg switches
JP3046276B2 (en) Power converter
JP2012105382A (en) Semiconductor device
JP5365035B2 (en) Power converter
KR102117719B1 (en) Power semiconductor circuit
Ravinchandra et al. Review of wide band-gap technology: power device, gate driver, and converter design
JP3637276B2 (en) 3-level power converter
JP2017220627A (en) Semiconductor device
JP3420021B2 (en) Semiconductor power converter
JP2008306872A (en) Semiconductor device
JP2005236108A (en) Semiconductor device
JP5546892B2 (en) Booster circuit
JP2007325387A (en) Power conversion device
JP6024177B2 (en) Power semiconductor module
JP4356263B2 (en) Power converter
JP2015225988A (en) Semiconductor device

Legal Events

Date Code Title Description
RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20060703

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20060704

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20060714

RD02 Notification of acceptance of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7422

Effective date: 20081215

RD04 Notification of resignation of power of attorney

Free format text: JAPANESE INTERMEDIATE CODE: A7424

Effective date: 20090219

A977 Report on retrieval

Free format text: JAPANESE INTERMEDIATE CODE: A971007

Effective date: 20090319

A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20090401

A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20090525

TRDD Decision of grant or rejection written
A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

Effective date: 20090714

A01 Written decision to grant a patent or to grant a registration (utility model)

Free format text: JAPANESE INTERMEDIATE CODE: A01

A61 First payment of annual fees (during grant procedure)

Free format text: JAPANESE INTERMEDIATE CODE: A61

Effective date: 20090727

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120814

Year of fee payment: 3

R150 Certificate of patent or registration of utility model

Ref document number: 4356263

Country of ref document: JP

Free format text: JAPANESE INTERMEDIATE CODE: R150

Free format text: JAPANESE INTERMEDIATE CODE: R150

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120814

Year of fee payment: 3

S111 Request for change of ownership or part of ownership

Free format text: JAPANESE INTERMEDIATE CODE: R313111

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120814

Year of fee payment: 3

R350 Written notification of registration of transfer

Free format text: JAPANESE INTERMEDIATE CODE: R350

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20120814

Year of fee payment: 3

FPAY Renewal fee payment (event date is renewal date of database)

Free format text: PAYMENT UNTIL: 20130814

Year of fee payment: 4

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

R250 Receipt of annual fees

Free format text: JAPANESE INTERMEDIATE CODE: R250

EXPY Cancellation because of completion of term