JP2002246339A - 半導体装置の製造方法 - Google Patents
半導体装置の製造方法Info
- Publication number
- JP2002246339A JP2002246339A JP2001350635A JP2001350635A JP2002246339A JP 2002246339 A JP2002246339 A JP 2002246339A JP 2001350635 A JP2001350635 A JP 2001350635A JP 2001350635 A JP2001350635 A JP 2001350635A JP 2002246339 A JP2002246339 A JP 2002246339A
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor substrate
- polished
- substrate
- semiconductor
- analysis
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Landscapes
- Drying Of Semiconductors (AREA)
- Internal Circuitry In Semiconductor Integrated Circuit Devices (AREA)
- Mechanical Treatment Of Semiconductor (AREA)
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2001350635A JP2002246339A (ja) | 2000-11-15 | 2001-11-15 | 半導体装置の製造方法 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP2000347516 | 2000-11-15 | ||
| JP2000-347516 | 2000-11-15 | ||
| JP2001350635A JP2002246339A (ja) | 2000-11-15 | 2001-11-15 | 半導体装置の製造方法 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2002246339A true JP2002246339A (ja) | 2002-08-30 |
| JP2002246339A5 JP2002246339A5 (enExample) | 2005-06-30 |
Family
ID=26603985
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP2001350635A Pending JP2002246339A (ja) | 2000-11-15 | 2001-11-15 | 半導体装置の製造方法 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2002246339A (enExample) |
Cited By (6)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006343100A (ja) * | 2005-05-11 | 2006-12-21 | Ricoh Co Ltd | 半導体装置の不良箇所観察のためのシリコン基板加工方法及び不良箇所特定方法 |
| KR100801857B1 (ko) | 2006-08-24 | 2008-02-11 | 피에스케이 주식회사 | 기판 에싱 방법 |
| KR101056146B1 (ko) * | 2009-02-23 | 2011-08-10 | 한국기계연구원 | 프로브카드의 전기적 전달특성 측정을 위한 프로브카드 고정장치 |
| JP2017028140A (ja) * | 2015-07-24 | 2017-02-02 | 株式会社ディスコ | プラズマ援用加工装置及び加工方法 |
| CN111745313A (zh) * | 2019-03-26 | 2020-10-09 | 株式会社迪思科 | 检查用基板和检查方法 |
| CN114868014A (zh) * | 2020-03-12 | 2022-08-05 | 株式会社岛津制作所 | 离子分析装置 |
-
2001
- 2001-11-15 JP JP2001350635A patent/JP2002246339A/ja active Pending
Cited By (7)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| JP2006343100A (ja) * | 2005-05-11 | 2006-12-21 | Ricoh Co Ltd | 半導体装置の不良箇所観察のためのシリコン基板加工方法及び不良箇所特定方法 |
| KR100801857B1 (ko) | 2006-08-24 | 2008-02-11 | 피에스케이 주식회사 | 기판 에싱 방법 |
| KR101056146B1 (ko) * | 2009-02-23 | 2011-08-10 | 한국기계연구원 | 프로브카드의 전기적 전달특성 측정을 위한 프로브카드 고정장치 |
| JP2017028140A (ja) * | 2015-07-24 | 2017-02-02 | 株式会社ディスコ | プラズマ援用加工装置及び加工方法 |
| CN111745313A (zh) * | 2019-03-26 | 2020-10-09 | 株式会社迪思科 | 检查用基板和检查方法 |
| CN111745313B (zh) * | 2019-03-26 | 2024-05-07 | 株式会社迪思科 | 检查用基板和检查方法 |
| CN114868014A (zh) * | 2020-03-12 | 2022-08-05 | 株式会社岛津制作所 | 离子分析装置 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| KR100465929B1 (ko) | 연마상황 모니터링 방법, 연마상황 모니터링 장치,연마장치, 프로세스 웨이퍼, 반도체 디바이스 제조방법 및반도체 디바이스 | |
| KR100516405B1 (ko) | 웨이퍼의 에지 노광 영역 검사 장치 | |
| US8809074B2 (en) | Method for integrated circuit diagnosis | |
| KR100433311B1 (ko) | 후방방사현미경검출을위해웨이퍼의실리콘반도체다이및패키지된형태로다이어몬드를이용하여고속으로가공하는방법 | |
| US20150132865A1 (en) | Method for forming bumps, semiconductor device and method for manufacturing same, substrate processing apparatus, and semiconductor manufacturing apparatus | |
| US20030142782A1 (en) | Methods and apparatus for dishing and erosion characterization | |
| US6951800B2 (en) | Method of making semiconductor device that has improved structural strength | |
| Fan et al. | Direct die to wafer Cu hybrid bonding for volume production | |
| US5851925A (en) | Staining technique for semiconductor device for sem exposure | |
| JP2002246339A (ja) | 半導体装置の製造方法 | |
| US6790125B2 (en) | Backside integrated circuit die surface finishing technique and tool | |
| Liebert | Failure analysis from the backside of a die | |
| JP2004106048A (ja) | 加工方法、及び加工装置 | |
| US10871454B2 (en) | Inspection method and apparatus | |
| CN119125310A (zh) | 一种芯片的晶圆级分层失效分析和制样方法 | |
| US6781232B2 (en) | Sample preparation apparatus and method | |
| Yap et al. | Delayering Techniques: dry/wet etch Deprocessing and Mechanical top-down Polishing | |
| US7078320B2 (en) | Partial wafer bonding and dicing | |
| JP2002170800A (ja) | 研磨装置、これを用いた半導体デバイス製造方法およびこの方法により製造される半導体デバイス | |
| Ruprecht et al. | A review of ULSI failure analysis techniques for DRAMs. Part II: Defect isolation and visualization | |
| Nowakowski et al. | An innovative technique for large-scale delayering of semiconductor devices with nanometric-scale surface flatness | |
| JP2003051471A (ja) | 半導体装置の製造方法および半導体製造装置 | |
| Edmonds et al. | Selective dry etch removal of Si and SiOxNy for advanced electron beam probing applications | |
| JP7809012B2 (ja) | 接合システムおよび接合方法 | |
| Prejean et al. | CMOS backside deprocessing with TMAH/IPA as a sample preparation procedure for failure analysis |
Legal Events
| Date | Code | Title | Description |
|---|---|---|---|
| A521 | Written amendment |
Free format text: JAPANESE INTERMEDIATE CODE: A523 Effective date: 20041019 |
|
| A621 | Written request for application examination |
Free format text: JAPANESE INTERMEDIATE CODE: A621 Effective date: 20041019 |
|
| A977 | Report on retrieval |
Free format text: JAPANESE INTERMEDIATE CODE: A971007 Effective date: 20070319 |
|
| A131 | Notification of reasons for refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A131 Effective date: 20070403 |
|
| A02 | Decision of refusal |
Free format text: JAPANESE INTERMEDIATE CODE: A02 Effective date: 20070731 |