JP2002152267A5 - - Google Patents

Download PDF

Info

Publication number
JP2002152267A5
JP2002152267A5 JP2000350555A JP2000350555A JP2002152267A5 JP 2002152267 A5 JP2002152267 A5 JP 2002152267A5 JP 2000350555 A JP2000350555 A JP 2000350555A JP 2000350555 A JP2000350555 A JP 2000350555A JP 2002152267 A5 JP2002152267 A5 JP 2002152267A5
Authority
JP
Japan
Prior art keywords
packet
switch
switches
input
line interfaces
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000350555A
Other languages
English (en)
Japanese (ja)
Other versions
JP2002152267A (ja
JP3736338B2 (ja
Filing date
Publication date
Application filed filed Critical
Priority to JP2000350555A priority Critical patent/JP3736338B2/ja
Priority claimed from JP2000350555A external-priority patent/JP3736338B2/ja
Priority to US09/940,476 priority patent/US6999413B2/en
Publication of JP2002152267A publication Critical patent/JP2002152267A/ja
Publication of JP2002152267A5 publication Critical patent/JP2002152267A5/ja
Application granted granted Critical
Publication of JP3736338B2 publication Critical patent/JP3736338B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2000350555A 2000-11-13 2000-11-13 パケットスイッチ Expired - Fee Related JP3736338B2 (ja)

Priority Applications (2)

Application Number Priority Date Filing Date Title
JP2000350555A JP3736338B2 (ja) 2000-11-13 2000-11-13 パケットスイッチ
US09/940,476 US6999413B2 (en) 2000-11-13 2001-08-29 Packet switching apparatus

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000350555A JP3736338B2 (ja) 2000-11-13 2000-11-13 パケットスイッチ

Publications (3)

Publication Number Publication Date
JP2002152267A JP2002152267A (ja) 2002-05-24
JP2002152267A5 true JP2002152267A5 (enExample) 2005-02-10
JP3736338B2 JP3736338B2 (ja) 2006-01-18

Family

ID=18823761

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000350555A Expired - Fee Related JP3736338B2 (ja) 2000-11-13 2000-11-13 パケットスイッチ

Country Status (2)

Country Link
US (1) US6999413B2 (enExample)
JP (1) JP3736338B2 (enExample)

Families Citing this family (37)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3646638B2 (ja) * 2000-09-06 2005-05-11 日本電気株式会社 パケット交換装置及びそれに用いるスイッチ制御方法
US7046661B2 (en) * 2000-11-20 2006-05-16 Polytechnic University Scheduling the dispatch of cells in non-empty virtual output queues of multistage switches using a pipelined hierarchical arbitration scheme
USRE42600E1 (en) 2000-11-20 2011-08-09 Polytechnic University Scheduling the dispatch of cells in non-empty virtual output queues of multistage switches using a pipelined arbitration scheme
CA2356572A1 (en) * 2001-08-30 2003-02-28 Heng Liao Transmit virtual concatenation processor
US7464180B1 (en) * 2001-10-16 2008-12-09 Cisco Technology, Inc. Prioritization and preemption of data frames over a switching fabric
US8145787B1 (en) 2001-10-16 2012-03-27 Cisco Technology, Inc. Adaptive bandwidth utilization over fabric links
US7292580B2 (en) * 2002-06-10 2007-11-06 Lsi Corporation Method and system for guaranteeing quality of service in a multi-plane cell switch
GB0215505D0 (en) * 2002-07-04 2002-08-14 Univ Cambridge Tech Packet routing
DE10305415B4 (de) * 2003-02-06 2006-10-19 Siemens Ag Verfahren und Vorrichtung zum medienredundanten Betreiben eines Endgeräts in einem Netzwerk
US20050053053A1 (en) * 2003-09-09 2005-03-10 Sonus Networks, Inc. Method and apparatus for synchronized transport of data through an asynchronous medium
US7586925B2 (en) * 2003-09-09 2009-09-08 Sonus Networks, Inc. Data adaptation protocol
US7623524B2 (en) * 2003-12-22 2009-11-24 Intel Corporation Scheduling system utilizing pointer perturbation mechanism to improve efficiency
US7570654B2 (en) * 2003-12-22 2009-08-04 Intel Corporation Switching device utilizing requests indicating cumulative amount of data
US20050207436A1 (en) * 2004-03-18 2005-09-22 Anujan Varma Switching device based on aggregation of packets
US7475177B2 (en) * 2005-01-27 2009-01-06 International Business Machines Corporation Time and frequency distribution for bufferless crossbar switch systems
US7519054B2 (en) * 2005-01-27 2009-04-14 Intel Corporation Replication of multicast data packets in a multi-stage switching system
US7590102B2 (en) * 2005-01-27 2009-09-15 Intel Corporation Multi-stage packet switching system
US7489625B2 (en) * 2005-01-27 2009-02-10 Intel Corporation Multi-stage packet switching system with alternate traffic routing
WO2006129789A1 (ja) 2005-06-02 2006-12-07 Nec Corporation スイッチ装置、スイッチング方法およびスイッチ制御用プログラム
US7544105B2 (en) * 2005-08-23 2009-06-09 Utilx Corporation Cable and cable connection assembly
JP4764733B2 (ja) * 2006-02-01 2011-09-07 アラクサラネットワークス株式会社 ネットワーク中継装置
JP4899708B2 (ja) * 2006-08-09 2012-03-21 富士通株式会社 伝送装置
JP4786522B2 (ja) 2006-12-25 2011-10-05 富士通株式会社 パケット中継方法及び装置
JP4802131B2 (ja) * 2007-03-20 2011-10-26 富士通株式会社 パケット通信装置およびパケット通信方法
JP5071178B2 (ja) * 2008-03-14 2012-11-14 富士通株式会社 パケット伝送装置
JP5028316B2 (ja) * 2008-04-02 2012-09-19 アラクサラネットワークス株式会社 セル分散型スイッチファブリック
US8238341B2 (en) * 2008-04-25 2012-08-07 Chi Mei Communication Systems, Inc. Apparatus and method for processing voice over internet protocol packets
US8566487B2 (en) 2008-06-24 2013-10-22 Hartvig Ekner System and method for creating a scalable monolithic packet processing engine
KR20100026509A (ko) * 2008-08-29 2010-03-10 삼성전자주식회사 복수의 데이터 플로우를 전송하는 반도체 장치
US7965705B2 (en) * 2009-03-19 2011-06-21 Oracle America, Inc. Fast and fair arbitration on a data link
US8352669B2 (en) * 2009-04-27 2013-01-08 Lsi Corporation Buffered crossbar switch system
US9461930B2 (en) 2009-04-27 2016-10-04 Intel Corporation Modifying data streams without reordering in a multi-thread, multi-flow network processor
US9444757B2 (en) 2009-04-27 2016-09-13 Intel Corporation Dynamic configuration of processing modules in a network communications processor architecture
US9141831B2 (en) * 2010-07-08 2015-09-22 Texas Instruments Incorporated Scheduler, security context cache, packet processor, and authentication, encryption modules
JP5416168B2 (ja) * 2011-05-19 2014-02-12 富士通テレコムネットワークス株式会社 通信装置
WO2014002174A1 (ja) * 2012-06-25 2014-01-03 富士通株式会社 情報処理装置および情報処理装置の故障検出方法
WO2018067232A1 (en) 2016-10-03 2018-04-12 Visa International Service Association Network topology

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2671699B2 (ja) 1991-11-15 1997-10-29 三菱電機株式会社 セル交換装置
US5729527A (en) * 1995-12-29 1998-03-17 Tellabs Operations, Inc. Fault management in a multichannel transmission system
JPH11154954A (ja) 1997-11-20 1999-06-08 Hitachi Ltd Ａｔｍスイッチ
JP3704438B2 (ja) 1998-12-09 2005-10-12 株式会社日立製作所 可変長パケット通信装置
US6263415B1 (en) * 1999-04-21 2001-07-17 Hewlett-Packard Co Backup redundant routing system crossbar switch architecture for multi-processor system interconnection networks
JP2001256203A (ja) * 2000-03-09 2001-09-21 Nec Corp 冗長構成クロスバスイッチシステム

Similar Documents

Publication Publication Date Title
JP2002152267A5 (enExample)
CA2383473A1 (en) Scalable switching fabric
JPH1065740A5 (enExample)
CA2451101A1 (en) Network node failover using failover or multicast address
GB2464221A (en) Dynamic converter control for efficient operation
JP3264670B2 (ja) データ通信システム
JP2009541636A5 (enExample)
GB2366708A (en) Partial response channel having combined MTR and parity constraints
AU2001249545A1 (en) Asynchronous input/output interface protocol
JP2002197870A5 (enExample)
WO2002003611A3 (en) Resilient chassis-based network switching
EP1494406A3 (en) Cross-coupled bi-delta network
TW200605702A (en) Circuit for the control of a loudspeaker
CA2100729A1 (en) Serial Bit Rate Converter Embedded in a Switching Matrix
EP1041772A3 (en) Packet switch realizing transmission with no packet delay
JPH04100344A (ja) Ａｔｍ交換回路構成方式
CA2330366A1 (en) Input buffer type packet switching equipment
EP1179926A3 (en) Switch having external address resolution interface
AU2002339322A1 (en) Device and method for transmitting a plurality of signals by means of multi-stage protocol processing
WO2002087154A3 (en) Router topology having n on 1 redundancy
EP1175046A3 (en) Buffer unit and switching apparatus
WO2002023774A3 (en) Methods and apparatuses for time and space switching of sonet framed data
JP2008085711A5 (enExample)
AU2002321955A1 (en) Switching arrangement including time-slot buses and several buffers
CA2006392A1 (en) Modular expandable digital single-stage switching network in atm (asynchronous transfer mode) technology for a fast packet-switched transmission of information