JP2002141370A - Semiconductor device, method and apparatus for manufacturing the same as well as method for mounting semiconductor device - Google Patents

Semiconductor device, method and apparatus for manufacturing the same as well as method for mounting semiconductor device

Info

Publication number
JP2002141370A
JP2002141370A JP2000335985A JP2000335985A JP2002141370A JP 2002141370 A JP2002141370 A JP 2002141370A JP 2000335985 A JP2000335985 A JP 2000335985A JP 2000335985 A JP2000335985 A JP 2000335985A JP 2002141370 A JP2002141370 A JP 2002141370A
Authority
JP
Japan
Prior art keywords
semiconductor device
mounting
electrode
conductive adhesive
protruding electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000335985A
Other languages
Japanese (ja)
Inventor
Masahiro Ono
正浩 小野
Toshiyuki Kojima
俊之 小島
Yoshihiro Tomura
善広 戸村
Minehiro Itagaki
峰広 板垣
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Panasonic Holdings Corp
Original Assignee
Matsushita Electric Industrial Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Matsushita Electric Industrial Co Ltd filed Critical Matsushita Electric Industrial Co Ltd
Priority to JP2000335985A priority Critical patent/JP2002141370A/en
Publication of JP2002141370A publication Critical patent/JP2002141370A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/118Post-treatment of the bump connector
    • H01L2224/1182Applying permanent coating, e.g. in-situ coating
    • H01L2224/11822Applying permanent coating, e.g. in-situ coating by dipping, e.g. in a solder bath
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/1301Shape
    • H01L2224/13016Shape in side view
    • H01L2224/13017Shape in side view being non uniform along the bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/13144Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161Disposition
    • H01L2224/16151Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29005Structure
    • H01L2224/29007Layer connector smaller than the underlying bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/2901Shape
    • H01L2224/29011Shape comprising apertures or cavities
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29199Material of the matrix
    • H01L2224/2929Material of the matrix with a principal constituent of the material being a polymer, e.g. polyester, phenolic based polymer, epoxy
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/28Structure, shape, material or disposition of the layer connectors prior to the connecting process
    • H01L2224/29Structure, shape, material or disposition of the layer connectors prior to the connecting process of an individual layer connector
    • H01L2224/29001Core members of the layer connector
    • H01L2224/29099Material
    • H01L2224/29198Material with a principal constituent of the material being a combination of two or more materials in the form of a matrix with a filler, i.e. being a hybrid material, e.g. segmented structures, foams
    • H01L2224/29298Fillers
    • H01L2224/29299Base material
    • H01L2224/293Base material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73201Location after the connecting process on the same surface
    • H01L2224/73203Bump and layer connectors
    • H01L2224/73204Bump and layer connectors the bump connector being embedded into the layer connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83191Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/8319Arrangement of the layer connectors prior to mounting
    • H01L2224/83192Arrangement of the layer connectors prior to mounting wherein the layer connectors are disposed only on another item or body to be connected to the semiconductor or solid-state body
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/83Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a layer connector
    • H01L2224/838Bonding techniques
    • H01L2224/8385Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester
    • H01L2224/83851Bonding techniques using a polymer adhesive, e.g. an adhesive based on silicone, epoxy, polyimide, polyester being an anisotropic conductive adhesive
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01327Intermediate phases, i.e. intermetallics compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/095Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00 with a principal constituent of the material being a combination of two or more materials provided in the groups H01L2924/013 - H01L2924/0715
    • H01L2924/097Glass-ceramics, e.g. devitrified glass
    • H01L2924/09701Low temperature co-fired ceramic [LTCC]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10Details of semiconductor or other solid state devices to be connected
    • H01L2924/11Device type
    • H01L2924/13Discrete devices, e.g. 3 terminal devices
    • H01L2924/1304Transistor
    • H01L2924/1306Field-effect transistor [FET]
    • H01L2924/13091Metal-Oxide-Semiconductor Field-Effect Transistor [MOSFET]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151Die mounting substrate
    • H01L2924/156Material
    • H01L2924/15786Material with a principal constituent of the material being a non metallic, non metalloid inorganic material
    • H01L2924/15787Ceramics, e.g. crystalline carbides, nitrides or oxides

Abstract

PROBLEM TO BE SOLVED: To enable a low load mounting and to surely connect electrodes even when a base plate has a warpage waviness without giving a damage to an element or wirings. SOLUTION: A semiconductor device comprises a terminal electrode 11, a salient electrode 12 provided on the electrode 11 and having a height to be collapsed at a mounting time, and a conductive adhesive 13 provided at a distal end of the electrode 12. Since the adhesive 13 is used for a junction layer, the low load mounting can be performed without necessity of a mounting load until the electrode of the base plate is deformed. Thus, faults such as a deterioration of characteristics of the element, a disconnection of the wiring or the like can be prevented. Since the electrode 12 has the height to be collapsed at the mounting time, the device can flexibly deal with a warpage waviness of the base plate, and connections of the electrodes can be surely conducted.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、半導体装置とその
製造方法及び製造装置ならびに半導体装置の実装方法に
関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a semiconductor device, a method of manufacturing the same, a manufacturing apparatus thereof, and a method of mounting a semiconductor device.

【0002】[0002]

【従来の技術】携帯用電子機器の小型化、高性能化に伴
い半導体デバイスなどの小型化、高性能化がますます求
められている。そのため端子ピン数が増加し、狭ピッチ
化あるいはエリア配列にすることが重要となる。しか
し、狭ピッチ化にも限界があり、今以上の狭ピッチ化を
進める必要がある一方で、素子あるいは配線上にもパッ
ドを設けて実装することが重要となっている。これが可
能な技術としてIBMで開発された半田バンプによる、
通称C4(Controlled Collapse Chip Connection)と
呼ばれる実装技術がある。図16はその半田バンプの概
略断面図である。図16において、31はPb−Sn半
田、32はCu−Sn金属間化合物、33はCr−C
u、34はCr、35はAl、36はガラス保護膜、3
7はSiO2膜、38はIC基板である。
2. Description of the Related Art With the miniaturization and high performance of portable electronic equipment, miniaturization and high performance of semiconductor devices and the like are increasingly required. Therefore, the number of terminal pins increases, and it is important to reduce the pitch or to arrange the areas. However, there is a limit to narrowing the pitch, and while it is necessary to further narrow the pitch, it is important to provide a pad on an element or a wiring and mount it. As a technology that can do this, by using solder bumps developed by IBM,
There is a mounting technique commonly called C4 (Controlled Collapse Chip Connection). FIG. 16 is a schematic sectional view of the solder bump. In FIG. 16, 31 is Pb-Sn solder, 32 is Cu-Sn intermetallic compound, 33 is Cr-C
u, 34 are Cr, 35 is Al, 36 is a glass protective film, 3
7 is an SiO 2 film, and 38 is an IC substrate.

【0003】文献『エレクトロニクス実装技術8月号
(1996年)P78〜P83』によれば、ICチップ
のパッド電極の材料であるアルミニウムの表面にはアル
ミニウムの酸化膜がついている。この酸化膜の除去処理
を行った後、真空蒸着によりバリアメタルと称する金属
膜を形成した後、半田バンプを形成する。これを回路基
板の入出力端子電極上に当接してリフローすれば半田が
溶融し接続が完了する。
According to the document "Electronic Packaging Technology August Issue (1996), P78-P83", an aluminum oxide film is formed on the surface of aluminum, which is a material for pad electrodes of an IC chip. After performing the oxide film removal process, a metal film called a barrier metal is formed by vacuum evaporation, and then a solder bump is formed. If this is brought into contact with the input / output terminal electrodes of the circuit board and reflowed, the solder melts and the connection is completed.

【0004】その他、半田以外にもバリアメタルを形成
した後、Auめっきバンプを形成する構造などもある。
In addition, there is a structure in which a barrier metal is formed in addition to solder, and then an Au plating bump is formed.

【0005】これらの従来技術は、ICチップの能動素
子上に端子電極(パッド)がきて、そこに突起電極を形
成してもICチップの能動素子へのダメージがないこと
が期待できる。しかし、これらの技術はいずれもめっき
もしくはそれに付随した処理がなされているため、めっ
きの装置、廃液処理、洗浄処理などに関係するコスト高
の問題、あるいは環境問題が常につきまとっている。そ
のため、民生機器では実用化が難しい。また、エリア配
列での実装においては、半田バンプの径が大きいこと、
基板などのプロセスの微細化の必要性やパッケージとし
ての信頼性を考えると、現在250μmピッチ前後が実
装限界となっている。
In these prior arts, even if a terminal electrode (pad) is formed on an active element of an IC chip and a protruding electrode is formed thereon, it can be expected that there is no damage to the active element of the IC chip. However, since all of these techniques are subjected to plating or treatments associated therewith, there are always problems of high cost or environmental problems related to plating equipment, waste liquid treatment, cleaning treatment, and the like. For this reason, it is difficult to commercialize with consumer equipment. Also, when mounting in an area arrangement, the diameter of the solder bump must be large,
Considering the necessity of miniaturization of a process such as a substrate and the reliability as a package, the mounting limit is about 250 μm pitch at present.

【0006】一方、フリップチップ実装として突起電極
が形成された半導体装置を接合層を介して回路基板の入
出力端子電極上に実装する方式がある。このとき、突起
電極は電解めっき、あるいは無電解めっきで生成された
例えばAu、Niなどで構成されたものを用いる。ま
た、接合層には半田や導電性接着剤(等方的)あるいは
異方性導電膜(ACF: Anisotropic Conductive Film)や
異方性導電ペーストなどがある。半田ペーストを用いる
場合や導電性接着剤(等方的)を用いる場合には、実装
時はほとんど荷重を必要としないが、異方性導電膜(A
CF)や異方性導電ペーストなどを用いる場合は、接続
の安定性や信頼性を確保するためには最大で200g/
ピン程度の荷重を必要とすることもある。
On the other hand, there is a flip chip mounting method in which a semiconductor device having a protruding electrode is mounted on an input / output terminal electrode of a circuit board via a bonding layer. At this time, as the protruding electrode, an electrode made of, for example, Au, Ni or the like generated by electrolytic plating or electroless plating is used. The bonding layer includes a solder, a conductive adhesive (isotropic), an anisotropic conductive film (ACF), an anisotropic conductive paste, and the like. When a solder paste or a conductive adhesive (isotropic) is used, almost no load is required during mounting, but the anisotropic conductive film (A
In the case of using CF) or anisotropic conductive paste, a maximum of 200 g / sec.
In some cases, a load equivalent to a pin may be required.

【0007】図17に、異方性導電膜(ACF)を用い
た場合の実装方法を示す。第1基板41の第1電極42
が第2基板46の第2電極45に異方性導電膜(AC
F)40を介して実装されている。異方性導電膜(AC
F)40の中に含まれている導電粒子43は、例えばN
i粒子、Au(あるいはNi−Au)コートされた樹脂
ボールなどを用いることができる。接着剤44には例え
ばエポキシ系樹脂を用いる。熱と荷重を同時に作用させ
て、第1電極42と第2電極45の間に導電粒子43が
挟み込まれるように接続がとれる。あるいは、Auから
なる突起電極を回路基板の表面がAuの入出力端子電極
にAu−Au接合する場合も、実装荷重と超音波が併用
される。
FIG. 17 shows a mounting method when an anisotropic conductive film (ACF) is used. First electrode 42 of first substrate 41
Is applied to the second electrode 45 of the second substrate 46 by using an anisotropic conductive film (AC
F) implemented via 40; Anisotropic conductive film (AC
F) The conductive particles 43 contained in 40 are, for example, N
i-particles, resin balls coated with Au (or Ni-Au), or the like can be used. For example, an epoxy resin is used for the adhesive 44. By applying heat and load at the same time, the connection is established such that the conductive particles 43 are sandwiched between the first electrode 42 and the second electrode 45. Alternatively, when the bump electrode made of Au is joined to the input / output terminal electrode of Au on the surface of the circuit board by Au-Au, the mounting load and the ultrasonic wave are used together.

【0008】[0008]

【発明が解決しようとする課題】以上のように実装のパ
ッケージ形態は、小型化、薄型化がますます追求されて
きている一方で、端子ピン数は今後も増加の一途であ
り、さらなる高性能化が求められてきている。そのた
め、今以上の狭ピッチ接続が必要となり実現のための技
術確立は一層難しくなってきている。そこで、従来では
半田でしか確立されていないエリアアレイ配列などの素
子上実装への展開も期待され、新たな要素技術の開発が
望まれている。また、低コスト化のために今まで以上に
実装工程における生産性をあげる必要がでてきており、
タクト向上のために、ACFなどに代表される熱圧着実
装が注目を集めてきている。米国でも半田の樹脂先塗り
のリフロー工法が主流となるとみられ検討がされ始めて
いる。
As described above, while the package form of mounting has been increasingly pursued to be smaller and thinner, the number of terminal pins will continue to increase in the future. Is required. Therefore, a narrower pitch connection is required, and it is more difficult to establish a technology for realizing the connection. Therefore, development to mounting on an element such as an area array arrangement, which is conventionally established only by soldering, is expected, and development of a new element technology is desired. In addition, it is necessary to increase productivity in the mounting process more than ever in order to reduce costs,
In order to improve the tact time, thermocompression bonding represented by ACF and the like has attracted attention. In the United States, the reflow method of solder resin pre-coating is expected to be the mainstream, and studies have begun.

【0009】しかし、異方性導電膜(ACF)などの熱
圧着実装は、従来液晶分野では実績をあげてきたが、一
般的にはまだ普及しているとは言えない。それは、AC
Fの中に含まれている導電粒子や熱膨張係数を制御する
ために混入されているシリカフィラーが実装時に素子面
に応力を及ぼし、素子にダメージを与えたり、Al配線
が断線するなどの不良を発生させているからである。ま
た、突起電極が回路基板の入出力端子電極に導電性フィ
ラーを介しながらも直接接触しつつ樹脂が硬化するため
に、応力を緩和する要素が存在せず素子特性を劣化させ
ることになる。また、樹脂基板の入出力端子電極上に実
装する場合には、実装時に入出力端子電極が変形し、基
板内のビアが断裂する不良が生じる場合などもあった。
However, thermocompression bonding of an anisotropic conductive film (ACF) or the like has hitherto been successful in the field of liquid crystal, but generally cannot be said to be widespread. It is AC
Conductive particles contained in F and silica filler mixed to control the coefficient of thermal expansion exert stress on the element surface during mounting, causing damage to the element and disconnection of the Al wiring. Is generated. In addition, since the resin is cured while the protruding electrode is in direct contact with the input / output terminal electrode of the circuit board via the conductive filler, the element characteristics are degraded since there is no element for relaxing the stress. Also, when mounting on an input / output terminal electrode of a resin substrate, there is a case where the input / output terminal electrode is deformed at the time of mounting and a failure occurs that a via in the substrate is torn.

【0010】また、図18には図17に示すような従来
の異方性導電膜(ACF)を用いて実装したときの結果
を示している。半導体装置の突起電極はワイヤボンディ
ング法を用いて形成されたAuバンプ、基板はセラミッ
ク基板とガラスエポキシ基板(FR4)、ACFには5
μmφのNiフィラーを含んだ厚み70μmのものを用
いた。図18(a)では実装後の1ピン当たりの初期接
続抵抗を示している。これには半導体装置の端子電極、
Auバンプ、ACFの抵抗が含まれている。セラミック
の場合、実装荷重が80g/bumpないと初期の接続
が得られなかった。ガラスエポキシ基板でも80g/b
umpの荷重をかけないと抵抗値が安定しないことがわ
かった。また、図18(b)は各サンプルの温度に対す
る抵抗値変化をみたものであるが、ガラスエポキシ基板
(FR4)の実装荷重40、80g/bumpのものが
安定していることがわかった。しかし、図18(c)の
熱衝撃試験(液相−55〜125℃)に投入した結果で
は、実装荷重40g/bumpと80g/bumpにも
差が生じている。さらに、図19は各実装荷重における
断面構造を調べた写真であるが、ガラスエポキシ基板
(FR4)の入出力端子電極の変形が実装荷重15g/
bumpぐらいから生じていることがわかる。セラミッ
ク基板では基板に剛性があるため、実装荷重80g/b
umpでも入出力端子電極の変形は起きていないが、初
期の接続が不安定で、図18(b)の温度特性では接続
不良を引き起こしてしまうのである。
FIG. 18 shows the result of mounting using a conventional anisotropic conductive film (ACF) as shown in FIG. The bump electrode of the semiconductor device is an Au bump formed by using a wire bonding method, the substrate is a ceramic substrate and a glass epoxy substrate (FR4), and the ACF is 5
A 70 μm-thick one containing a μmφ Ni filler was used. FIG. 18A shows the initial connection resistance per pin after mounting. This includes terminal electrodes of semiconductor devices,
Au bumps and ACF resistors are included. In the case of ceramic, an initial connection could not be obtained unless the mounting load was 80 g / bump. 80g / b on glass epoxy board
It was found that the resistance value was not stabilized unless a load of ump was applied. FIG. 18B shows the change in the resistance value of each sample with respect to the temperature. It was found that the glass epoxy board (FR4) having a mounting load of 40 and 80 g / bump was stable. However, according to the result of the thermal shock test (liquid phase −55 to 125 ° C.) shown in FIG. 18C, there is a difference between the mounting loads 40 g / bump and 80 g / bump. Further, FIG. 19 is a photograph in which a cross-sectional structure under each mounting load was examined. The deformation of the input / output terminal electrodes of the glass epoxy substrate (FR4) was 15 g / mount.
It can be seen that this is caused by about a bump. Since the ceramic substrate has rigidity, the mounting load is 80 g / b.
Although no deformation of the input / output terminal electrode occurs even in the case of “ump”, the initial connection is unstable, and a connection failure is caused in the temperature characteristic of FIG. 18B.

【0011】そこで、異方性導電膜(ACF)に比べる
と低荷重で実装できる半田や導電性接着剤を接合層に用
い、電極の変形を防いで実装することが考えられる。し
かし、従来の実装方法では、突起電極の先端があらかじ
め高さを揃えて平坦化されており、接合層を介して入出
力端子電極に接続する構成であるため、基板に反りうね
りが有ると、端子間に隙間が生じて接合がうまく行えな
いという問題があった。
Therefore, it is conceivable to use solder or a conductive adhesive which can be mounted with a lower load than the anisotropic conductive film (ACF) for the bonding layer and mount the electrodes while preventing deformation of the electrodes. However, in the conventional mounting method, the tips of the protruding electrodes are flattened in advance with the same height, and are connected to the input / output terminal electrodes via the bonding layer. There has been a problem that a gap is formed between the terminals and the joining cannot be performed well.

【0012】本発明は、低荷重実装が可能となり素子や
配線にダメージを与えず、しかも基板に反りうねりがあ
っても電極どうしの接続が確実に行える半導体装置とそ
の製造方法及び製造装置ならびに半導体装置の実装方法
を提供することを目的とする。
The present invention provides a semiconductor device which can be mounted with a low load, does not damage elements and wirings, and can reliably connect electrodes even if the substrate warps and undulates, and a method and apparatus for manufacturing the same. An object of the present invention is to provide a method for mounting a device.

【0013】[0013]

【課題を解決するための手段】本発明の半導体装置は、
端子電極と、端子電極上に設けられ実装時につぶれる高
さを有した突起電極と、突起電極の先端に設けた導電性
接着剤とを備えたものである。
According to the present invention, there is provided a semiconductor device comprising:
It comprises a terminal electrode, a protruding electrode provided on the terminal electrode and having a height to be crushed during mounting, and a conductive adhesive provided on a tip of the protruding electrode.

【0014】本発明によれば、基板の電極が変形するま
での実装荷重を必要とせず低荷重実装が可能となり、素
子や配線にダメージを与えず、しかも基板に反りうねり
があっても、電極どうしの接続が確実に行える半導体装
置が得られる。
According to the present invention, mounting can be performed with a low load without requiring a mounting load until the electrodes of the substrate are deformed, and the electrodes and the wiring are not damaged, and even if the substrate is warped and undulated, the electrodes can be mounted. As a result, a semiconductor device in which connections can be reliably performed is obtained.

【0015】[0015]

【発明の実施の形態】本発明の請求項1に記載の発明
は、端子電極と、端子電極上に設けられ実装時につぶれ
る高さを有した突起電極と、突起電極の先端に設けた導
電性接着剤とを備えた半導体装置であり、接合層に導電
性接着剤を用いるので基板の電極が変形するまでの実装
荷重を必要とせず低荷重実装が可能となり、素子や配線
にダメージを与えず、しかも突起電極が実装時につぶれ
る高さを有しているので基板の反りうねりに対応でき、
電極どうしの接続が確実に行えるという作用効果を有す
る。
DESCRIPTION OF THE PREFERRED EMBODIMENTS The invention according to a first aspect of the present invention is directed to a terminal electrode, a protruding electrode provided on the terminal electrode and having a height which can be crushed at the time of mounting, and a conductive electrode provided at the tip of the protruding electrode. It is a semiconductor device equipped with an adhesive.Since a conductive adhesive is used for the bonding layer, mounting load is not required until the electrodes of the substrate are deformed, and low-load mounting is possible, without damaging elements and wiring. In addition, since the protruding electrode has a height that can be crushed during mounting, it can cope with the warpage of the substrate,
This has the effect that the connection between the electrodes can be reliably performed.

【0016】本発明の請求項2に記載の発明は、請求項
1の半導体装置において、素子が存在する領域の少なく
とも一部に弾性体を設けたものであり、接合層に導電性
接着剤を用いるので基板の電極が変形するまでの実装荷
重を必要とせず低荷重実装が可能となり、かつ素子が存
在する領域の少なくとも一部に弾性体を設けたので、素
子や配線にダメージを与えず、しかも突起電極が実装時
につぶれる高さを有しているので基板の反りうねりに対
応でき、電極どうしの接続が確実に行えるという作用効
果を有する。なお、弾性体にはシリコン樹脂などの弾性
を有した樹脂やゴムを用いる。
According to a second aspect of the present invention, in the semiconductor device of the first aspect, an elastic body is provided in at least a part of a region where the element exists, and a conductive adhesive is applied to the bonding layer. Since it is used, mounting with low mounting load is not required until the electrodes of the substrate are deformed, and low-load mounting is possible, and since an elastic body is provided in at least a part of the region where the element exists, it does not damage the element or wiring, In addition, since the protruding electrode has a height at which the protruding electrode is crushed at the time of mounting, it is possible to cope with the warp and undulation of the substrate, and it is possible to reliably connect the electrodes. Note that an elastic resin or rubber such as silicone resin is used for the elastic body.

【0017】本発明の請求項4に記載の発明は、導電性
接着剤の塗膜を準備し、半導体装置の端子電極上に実装
時につぶれる高さを有した突起電極を形成し、導電性接
着剤の塗膜に突起電極の先端を浸すことにより導電性接
着剤を突起電極の先端に転写する半導体装置の製造方法
であり、接合層に導電性接着剤を用いるので基板の電極
が変形するまでの実装荷重を必要とせず低荷重実装が可
能となり、素子や配線にダメージを与えず、しかも突起
電極が実装時につぶれる高さを有しているので基板の反
りうねりに対応でき、電極どうしの接続が確実に行える
という作用効果を有する。
According to a fourth aspect of the present invention, a conductive adhesive film is prepared, and a protruding electrode having a height to be crushed when mounted on a terminal electrode of a semiconductor device is formed. A method of manufacturing a semiconductor device in which a conductive adhesive is transferred to a tip of a protruding electrode by immersing the tip of the protruding electrode in a coating film of an agent. It can be mounted with low load without requiring mounting load, does not damage elements and wiring, and has a height that the protruding electrode collapses at the time of mounting, so it can cope with the warpage of the board and connect the electrodes Has the effect of being able to perform the operation reliably.

【0018】本発明の請求項5に記載の発明は、端子電
極上に実装時につぶれる高さを有した突起電極を形成
し、かつ突起電極の先端に導電性接着剤を設けた半導体
装置を、入出力端子電極上に少なくとも入出力端子電極
を覆うように樹脂膜を設けた回路基板に実装する方法で
あって、熱と荷重を併用することにより、溶融した樹脂
膜を貫いて、突起電極を入出力端子電極に接続すること
を特徴とする半導体装置の実装方法であり、接合層に導
電性接着剤を用いるので基板の電極が変形するまでの実
装荷重を必要とせず低荷重実装が可能となり、素子や配
線にダメージを与えず、しかも突起電極が実装時につぶ
れる高さを有しているので基板の反りうねりに対応で
き、電極どうしの接続が確実に行え、かつ樹脂膜が接続
部を補強することで信頼性が向上するという作用効果を
有する。
According to a fifth aspect of the present invention, there is provided a semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode. This is a method of mounting on a circuit board provided with a resin film so as to cover at least the input / output terminal electrode on the input / output terminal electrode. This is a method of mounting a semiconductor device characterized by connecting to the input / output terminal electrodes.Since a conductive adhesive is used for the bonding layer, mounting load is not required until the electrodes on the substrate are deformed, enabling low-load mounting. In addition, it does not damage the elements and wiring, and the protruding electrode has a height that can be crushed during mounting, so it can cope with the warping and undulation of the substrate, the electrodes can be securely connected, and the resin film reinforces the connection part By doing Sex has effects of improving.

【0019】本発明の請求項6に記載の発明は、端子電
極上に実装時につぶれる高さを有した突起電極を形成
し、かつ突起電極の先端に導電性接着剤を設けた半導体
装置を、入出力端子電極上に少なくとも入出力端子電極
を覆うように樹脂膜を設け、かつ樹脂膜の少なくとも突
起電極の接続部に入出力端子電極を露出させて穴を形成
した回路基板に実装する方法であって、熱と荷重を併用
することにより、突起電極を入出力端子電極に接続し、
溶融した樹脂膜にて接続部の周囲を補強することを特徴
とする半導体装置の実装方法であり、接合層に導電性接
着剤を用いるので基板の電極が変形するまでの実装荷重
を必要とせず低荷重実装が可能となり、素子や配線にダ
メージを与えず、しかも突起電極が実装時につぶれる高
さを有しているので基板の反りうねりに対応でき、電極
どうしの接続が確実に行え、かつ樹脂膜が接続部を補強
することで信頼性が向上するという作用効果を有する。
According to a sixth aspect of the present invention, there is provided a semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode. A method in which a resin film is provided on the input / output terminal electrodes so as to cover at least the input / output terminal electrodes, and the resin film is mounted on a circuit board having holes formed by exposing the input / output terminal electrodes at least at the connection portions of the protruding electrodes. Then, by using both heat and load, the protruding electrode is connected to the input / output terminal electrode,
A semiconductor device mounting method characterized by reinforcing the periphery of the connection portion with a molten resin film, and does not require a mounting load until the electrode of the substrate is deformed because a conductive adhesive is used for the bonding layer. It can be mounted with low load, does not damage elements and wiring, and has a height that the protruding electrode collapses at the time of mounting, so it can respond to warpage and undulation of the board, making it possible to securely connect electrodes and There is an operational effect that reliability is improved by the film reinforcing the connection portion.

【0020】本発明の請求項7に記載の発明は、端子電
極上に実装時につぶれる高さを有した突起電極を形成
し、かつ突起電極の先端に導電性接着剤を設けた半導体
装置を、入出力端子電極と実装領域の少なくとも一部に
供給された封止樹脂とを有する回路基板に実装する方法
であって、熱と荷重を併用することにより、突起電極を
入出力端子電極に接続し、封止樹脂にて接続部の周囲を
補強することを特徴とする半導体装置の実装方法であ
り、接合層に導電性接着剤を用いるので基板の電極が変
形するまでの実装荷重を必要とせず低荷重実装が可能と
なり、素子や配線にダメージを与えず、しかも突起電極
が実装時につぶれる高さを有しているので基板の反りう
ねりに対応でき、電極どうしの接続が確実に行え、かつ
封止樹脂が接続部を補強することで信頼性が向上すると
いう作用効果を有する。
According to a seventh aspect of the present invention, there is provided a semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode. A method of mounting on a circuit board having an input / output terminal electrode and a sealing resin supplied to at least a part of a mounting area, and connecting a projecting electrode to the input / output terminal electrode by using both heat and a load. A method for mounting a semiconductor device characterized by reinforcing the periphery of a connection portion with a sealing resin, and does not require a mounting load until an electrode of a substrate is deformed because a conductive adhesive is used for a bonding layer. Low-load mounting is possible, without damaging the elements and wiring, and since the protruding electrode has a height that can be crushed during mounting, it can cope with warpage and undulation of the substrate, making it possible to securely connect the electrodes and seal. Stop resin supplements the connection It has the effect that reliability is improved by.

【0021】本発明の請求項8に記載の発明は、導電性
接着剤の塗膜を準備し、半導体装置の端子電極上に実装
時につぶれる高さを有した突起電極を形成し、保持治具
にて半導体装置を吸着保持し導電性接着剤の塗膜に突起
電極の先端を浸すことにより導電性接着剤を突起電極の
先端に転写し、半導体装置を保持治具から移送治具に受
け渡して吸着保持させ、半導体装置を移送治具から加熱
治具に受け渡して吸着保持させ導電性接着剤を加熱して
硬化あるいは溶剤を飛散させる半導体装置の製造方法で
あり、接合層に導電性接着剤を用いるので基板の電極が
変形するまでの実装荷重を必要とせず低荷重実装が可能
となり、素子や配線にダメージを与えず、しかも突起電
極が実装時につぶれる高さを有しているので基板の反り
うねりに対応でき、電極どうしの接続が確実に行えると
いう作用効果を有する。
According to an eighth aspect of the present invention, there is provided a holding jig comprising: preparing a coating film of a conductive adhesive; forming a projecting electrode having a height which can be crushed when mounted on a terminal electrode of a semiconductor device; The conductive adhesive is transferred to the tip of the protruding electrode by immersing the tip of the protruding electrode in the conductive adhesive coating film, and the semiconductor device is transferred from the holding jig to the transfer jig. This is a method of manufacturing a semiconductor device in which a semiconductor device is transferred by suction from a transfer jig to a heating jig, and the conductive adhesive is heated and cured or a solvent is dispersed. Since it is used, mounting load is not required until the electrode of the board is deformed, low load mounting is possible, it does not damage elements and wiring, and the projection electrode has a height that can be crushed at the time of mounting, so the board warpage We can cope with swell Connection of the electrodes to each other has a effect that reliably performed.

【0022】本発明の請求項9に記載の発明は、半導体
装置を吸着保持して導電性接着剤の塗膜に半導体装置の
実装時につぶれる高さを有した突起電極の先端を浸し導
電性接着剤を突起電極の先端に転写させる保持治具と、
半導体装置を保持治具から受け取り吸着保持する移送治
具と、半導体装置を移送治具から受け取り吸着保持し導
電性接着剤を加熱して硬化あるいは溶剤を飛散させる加
熱治具とを備えた半導体装置の製造装置であり、接合層
に導電性接着剤を用いるので基板の電極が変形するまで
の実装荷重を必要とせず低荷重実装が可能となり、素子
や配線にダメージを与えず、しかも突起電極が実装時に
つぶれる高さを有しているので基板の反りうねりに対応
でき、電極どうしの接続が確実に行えるという作用効果
を有する。
According to a ninth aspect of the present invention, a semiconductor device is held by suction, and the tip of a protruding electrode having a height that is crushed when the semiconductor device is mounted is immersed in a conductive adhesive film by conductive bonding. A holding jig for transferring the agent to the tip of the protruding electrode,
A semiconductor device comprising: a transfer jig for receiving and holding a semiconductor device from a holding jig; and a heating jig for receiving and holding the semiconductor device from the transfer jig and heating the conductive adhesive to cure or disperse the solvent. Since it uses a conductive adhesive for the bonding layer, it does not require a mounting load until the electrodes on the substrate are deformed, enables low-load mounting, does not damage the elements and wiring, and has a protruding electrode. Since it has a crushing height at the time of mounting, it can cope with the warp and undulation of the substrate, and has an operation and effect that the connection between the electrodes can be surely performed.

【0023】本発明の請求項10に記載の発明は、端子
電極上に実装時につぶれる高さを有した突起電極を形成
し、かつ突起電極の先端に導電性接着剤を設けた半導体
装置を、入出力端子電極と実装領域の少なくとも一部に
供給された仮止め樹脂とを有する回路基板に実装する方
法であって、荷重を作用させて突起電極を入出力端子電
極に接続させ、導電性接着剤を硬化させ、封止樹脂を半
導体装置と回路基板の間隙に封入し、封止樹脂を熱ある
いは熱と荷重を併用させて半導体装置側から硬化させる
半導体装置の実装方法であり、接合層に導電性接着剤を
用いるので基板の電極が変形するまでの実装荷重を必要
とせず低荷重実装が可能となり、素子や配線にダメージ
を与えず、しかも突起電極が実装時につぶれる高さを有
しているので基板の反りうねりに対応でき、電極どうし
の接続が確実に行えるという作用効果を有する。
According to a tenth aspect of the present invention, there is provided a semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode. A method of mounting on a circuit board having an input / output terminal electrode and a temporary fixing resin supplied to at least a part of a mounting area, wherein a load is applied to connect a projecting electrode to the input / output terminal electrode, and a conductive adhesive A method of mounting a semiconductor device in which a curing agent is cured, a sealing resin is sealed in a gap between the semiconductor device and a circuit board, and the sealing resin is cured from the semiconductor device side by using heat or a combination of heat and load. The use of conductive adhesive does not require a mounting load until the electrodes on the board are deformed, enabling low-load mounting, without damaging the elements and wiring, and having a height at which the protruding electrodes collapse during mounting. Because the substrate Can cope with a warp undulation has the effect that connection of the electrodes to each other can be performed reliably.

【0024】本発明の請求項11に記載の発明は、端子
電極上に実装時につぶれる高さを有した突起電極を形成
し、かつ突起電極の先端に導電性接着剤を設けた半導体
装置を、入出力端子電極と実装領域の少なくとも一部に
供給された仮止め樹脂とを有する回路基板に実装する方
法であって、荷重を作用させて突起電極を入出力端子電
極に接続させ、導電性接着剤を硬化させ、封止樹脂を半
導体装置と回路基板の間隙に封入し、封止樹脂を荷重は
半導体装置側から熱はステージから作用させて硬化させ
る半導体装置の実装方法であり、接合層に導電性接着剤
を用いるので基板の電極が変形するまでの実装荷重を必
要とせず低荷重実装が可能となり、素子や配線にダメー
ジを与えず、しかも突起電極が実装時につぶれる高さを
有しているので基板の反りうねりに対応でき、電極どう
しの接続が確実に行えるという作用効果を有する。
According to an eleventh aspect of the present invention, there is provided a semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode. A method of mounting on a circuit board having an input / output terminal electrode and a temporary fixing resin supplied to at least a part of a mounting area, wherein a load is applied to connect a projecting electrode to the input / output terminal electrode, and a conductive adhesive This is a method of mounting a semiconductor device in which the agent is cured, the sealing resin is sealed in the gap between the semiconductor device and the circuit board, and the sealing resin is cured by applying a load from the semiconductor device and applying heat from the stage. The use of conductive adhesive does not require a mounting load until the electrodes on the board are deformed, enabling low-load mounting, without damaging the elements and wiring, and having a height at which the protruding electrodes collapse during mounting. Because there is Warping can support undulation has the effect that connection of the electrodes to each other can be performed reliably.

【0025】本発明の請求項12に記載の発明は、端子
電極上に実装時につぶれる高さを有した突起電極を形成
し、突起電極の先端に導電性接着剤を設け、かつ実装領
域の少なくとも一部に供給された仮止め樹脂を有した半
導体装置を、入出力端子電極を有する回路基板に実装す
る方法であって、荷重を作用させて突起電極を入出力端
子電極に接続させ、導電性接着剤を硬化させ、封止樹脂
を半導体装置と回路基板の間隙に封入し、封止樹脂を荷
重は半導体装置側から熱はステージから作用させて硬化
させる工程とを含む半導体装置の実装方法であり、接合
層に導電性接着剤を用いるので基板の電極が変形するま
での実装荷重を必要とせず低荷重実装が可能となり、素
子や配線にダメージを与えず、しかも突起電極が実装時
につぶれる高さを有しているので基板の反りうねりに対
応でき、電極どうしの接続が確実に行えるという作用効
果を有する。
According to a twelfth aspect of the present invention, a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, a conductive adhesive is provided at a tip of the protruding electrode, and at least a mounting area is provided. A method of mounting a semiconductor device having a temporarily-supplied resin partially supplied to a circuit board having input / output terminal electrodes, by applying a load to connect the protruding electrodes to the input / output terminal electrodes, Curing the adhesive, encapsulating the sealing resin in the gap between the semiconductor device and the circuit board, and applying a load from the semiconductor device to the sealing resin by applying heat from the stage to cure the sealing resin. Yes, since a conductive adhesive is used for the bonding layer, mounting load is not required until the electrodes on the board are deformed, and low-load mounting is possible. To Since it has to have an effect that can accommodate warping waviness of the substrate, connecting electrodes to each other can be performed reliably.

【0026】なお、突起電極は、先端が尖っている形状
であってもよい。
The protruding electrode may have a pointed tip.

【0027】また、導電性接着剤の導電性フィラーは、
Ag、Pd、Ni、Au、Cu、C、Pt、Feのうち
少なくとも1つを含んでいる。
The conductive filler of the conductive adhesive is:
It contains at least one of Ag, Pd, Ni, Au, Cu, C, Pt, and Fe.

【0028】また、樹脂膜は、エポキシ系樹脂を主成分
として含み、無機物の粒子を含んでいる。あるいは、エ
ポキシ系樹脂を主成分として含み、導電性フィラーとし
てAg、Pd、Ni、Au、Cu、C、Pt、Feのう
ち少なくとも1つを含んでいる。
The resin film contains an epoxy resin as a main component, and contains inorganic particles. Alternatively, it contains an epoxy-based resin as a main component and at least one of Ag, Pd, Ni, Au, Cu, C, Pt, and Fe as a conductive filler.

【0029】また、突起電極は、Au、Sn、Ag、P
b、Bi、Cu、Zn、Sb、Pd、C、Pt、In、
Ni、Fe、Crのうち少なくとも1つを含んでいる。
The protruding electrodes are made of Au, Sn, Ag, P
b, Bi, Cu, Zn, Sb, Pd, C, Pt, In,
It contains at least one of Ni, Fe, and Cr.

【0030】また、封止樹脂はエポキシ系樹脂を主成分
として含み、紫外線硬化型樹脂でもよく無機物の粒子を
含んでいる。あるいは導電性フィラーとしてAg、P
d、Ni、Au、Cu、C、Pt、Feのうち少なくと
も1つを含んでいる。
The sealing resin contains an epoxy-based resin as a main component, and may be an ultraviolet-curable resin and contains inorganic particles. Alternatively, Ag, P as a conductive filler
It contains at least one of d, Ni, Au, Cu, C, Pt, and Fe.

【0031】さらに、樹脂膜の穴は、レーザーあるいは
紫外線で露光して開ける。
Further, holes in the resin film are opened by exposing with a laser or ultraviolet rays.

【0032】以下、本発明の実施の形態について、図1
から図15を用いて説明する。
Hereinafter, an embodiment of the present invention will be described with reference to FIG.
This will be described with reference to FIG.

【0033】(実施の形態1)図1(a)は、本発明の
第1の実施の形態にかかる半導体装置の概略図である。
半導体装置10の端子電極(パッド)11上に、ワイヤ
ボンディング法により金属ワイヤを引きちぎって実装時
につぶれる高さを有した先端の尖った突起電極12を形
成し、かつ、突起電極12の先端に導電性接着剤13を
供給してなる半導体装置の例を示している。導電性接着
剤13は、ペーストの状態、硬化あるいは溶剤が飛散し
た乾燥状態のいずれの存在状態でも可能である。また、
導電性接着剤13は、エポキシ樹脂を主成分とした構成
であり、導電性フィラーには、例えばAg、Pd、N
i、Au、Cu、C、Pt、Feの少なくとも1つを用
いることができる。さらに、突起電極12は、先端のつ
ぶれが20μmφ程度までであれば、めっきや溶融金属
につけて引き上げるなどして先端を鋭角にして製造する
ことができる。なお、突起電極12の製造時の高さばら
つきは10μm程度である。
(Embodiment 1) FIG. 1A is a schematic view of a semiconductor device according to a first embodiment of the present invention.
On the terminal electrode (pad) 11 of the semiconductor device 10 is formed a protruding electrode 12 having a height such that the metal wire is broken by a wire bonding method and has a height such that the protruding electrode 12 is crushed at the time of mounting. 1 shows an example of a semiconductor device to which a conductive adhesive 13 is supplied. The conductive adhesive 13 can be in any state such as a paste state, a cured state, or a dried state in which a solvent is scattered. Also,
The conductive adhesive 13 has a configuration containing an epoxy resin as a main component, and the conductive filler includes, for example, Ag, Pd, N
At least one of i, Au, Cu, C, Pt, and Fe can be used. Further, when the tip of the protruding electrode 12 is crushed up to about 20 μmφ, the tip can be manufactured to have an acute angle by pulling it up by plating or molten metal. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm.

【0034】図1(b)、(c)に本発明による半導体
装置を回路基板の入出力端子電極上に実装したときのS
EM断面写真を示す。図1(b)は全体像、図1(c)
は図1(b)のA部分を拡大した接合界面拡大写真であ
る。突起電極12はAuワイヤを用いて引きちぎりによ
り作成し、先端にAgフィラーを含んだ導電性接着剤1
3を転写し、実装荷重20g/bumpで実装した。回
路基板はガラスエポキシ基板(FR4)を用いた。突起
電極12の先端が回路基板の電極面にならって変形し、
拡大写真から導電性接着剤層が存在する状態で導通が得
られていることがわかった。従来のACFに比べても低
荷重で安定した接続が得られることがわかった。導電性
接着剤層が低荷重実装を可能にし、応力緩和作用も合わ
せもつため、接続信頼性も確保された構造が得られた。
FIGS. 1B and 1C show the case where the semiconductor device according to the present invention is mounted on the input / output terminal electrodes of the circuit board.
An EM cross-sectional photograph is shown. FIG. 1B is an overall image, and FIG.
2 is an enlarged photograph of a bonding interface in which the portion A in FIG. 1B is enlarged. The protruding electrode 12 is formed by tearing using an Au wire, and the conductive adhesive 1 containing an Ag filler at the tip is used.
3 was transferred and mounted at a mounting load of 20 g / bump. The circuit board used was a glass epoxy board (FR4). The tip of the protruding electrode 12 deforms following the electrode surface of the circuit board,
From the enlarged photograph, it was found that conduction was obtained in a state where the conductive adhesive layer was present. It has been found that a stable connection with a low load can be obtained as compared with the conventional ACF. Since the conductive adhesive layer enables low-load mounting and also has a stress relieving effect, a structure having a secure connection reliability was obtained.

【0035】図2には、半導体装置(IC基板)10の
突起電極(バンプ)12を接合層13を介して回路基板
14の入出力端子電極15上に実装し、封止樹脂16で
補強した構造を示している。
In FIG. 2, a bump electrode (bump) 12 of a semiconductor device (IC board) 10 is mounted on an input / output terminal electrode 15 of a circuit board 14 via a bonding layer 13 and reinforced with a sealing resin 16. Shows the structure.

【0036】[0036]

【表1】 表1は、突起電極12としてNi−Auの無電解めっき
バンプ、接合層13として半田、封止樹脂16として紫
外線硬化樹脂を用いた場合の半導体装置中の素子の劣化
を調べた結果を示している。Nch MOSトランジス
タのしきい値電圧が、実装後、初期に比べて10%変動
してしまう結果が得られた。
[Table 1] Table 1 shows the results of examining the deterioration of the elements in the semiconductor device when the Ni-Au electroless plating bump is used as the bump electrode 12, the solder is used as the bonding layer 13, and the ultraviolet curing resin is used as the sealing resin 16. I have. A result was obtained in which the threshold voltage of the Nch MOS transistor fluctuated by 10% after the mounting after mounting.

【0037】[0037]

【表2】 また、表2には、突起電極12としてワイヤボンディン
グ法により形成されたAuバンプを、導電性接着剤13
を介して回路基板14の入出力端子電極15上に実装
し、一般的なエポキシ系の封止樹脂16で封止した場合
の結果を示す。表1の場合と違い、Nch MOSトラ
ンジスタのしきい値電圧の変化は0.7%以下であっ
た。SRAMにおいてもビットエラーはなく、実装後で
も良好であった。
[Table 2] Table 2 shows that Au bumps formed by wire bonding as the protruding electrodes 12
7 shows a result of a case where the semiconductor device is mounted on the input / output terminal electrode 15 of the circuit board 14 through the substrate and sealed with a general epoxy-based sealing resin 16. Unlike the case of Table 1, the change in the threshold voltage of the Nch MOS transistor was 0.7% or less. There was no bit error in the SRAM, and it was good even after mounting.

【0038】このことから、表1の場合は、接続部に緩
和できる要素がないため、封止樹脂16が硬化するとき
に作用する硬化収縮応力が半導体装置10に直接作用し
たため、しきい値電圧が変動していることがわかった。
また、表2においては、導電性接着剤13が柔らかいた
め封止樹脂16の硬化収縮応力を緩和し、素子上に応力
が作用せず良好な結果が得られることを見いだした。応
力解析でも導電性接着剤13を用いた方は、応力がほと
んど発生していないことがわかった。すなわち、応力緩
和に導電性接着剤13が有効な要素であることを見いだ
した。
From the above, in the case of Table 1, since there is no element that can be relaxed at the connection portion, the curing shrinkage stress that acts when the sealing resin 16 is cured directly acts on the semiconductor device 10, so that the threshold voltage Was found to be fluctuating.
Further, in Table 2, it was found that since the conductive adhesive 13 was soft, the curing shrinkage stress of the sealing resin 16 was reduced, and good results were obtained without applying any stress on the element. It was also found from the stress analysis that when the conductive adhesive 13 was used, almost no stress was generated. That is, it has been found that the conductive adhesive 13 is an effective element for stress relaxation.

【0039】このように構成された半導体装置による
と、接合層に導電性接着剤13を用いることで、基板の
電極が変形するまでの実装荷重を必要とせず、低荷重で
実装でき、素子や配線にダメージを与えない。また、突
起電極12の先端が尖っており、実装時に突起電極12
の先端が入出力端子電極15に当接してつぶれること
で、電極どうしが接続されるので、基板に反りうねりが
有っても突起電極12にて吸収でき、電極どうしの接続
が確実に行える。また、導電性接着剤13が実装時の応
力を緩和し、素子の特性劣化や配線の断線などを防ぐこ
とができる。さらに、素子上実装においてもダメージが
無く、低コストな実装が可能になる。
According to the semiconductor device configured as described above, by using the conductive adhesive 13 for the bonding layer, a mounting load is not required until the electrodes of the substrate are deformed. Does not damage wiring. Further, the tip of the protruding electrode 12 is sharp, and the
When the tip of the substrate abuts against the input / output terminal electrode 15 and is crushed, the electrodes are connected to each other. Therefore, even if the substrate has warp and undulation, it can be absorbed by the protruding electrode 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Furthermore, there is no damage in mounting on the element, and low-cost mounting becomes possible.

【0040】(実施の形態2)図3は、本発明の第2の
実施の形態にかかる半導体装置の概略図である。半導体
装置10の端子電極11上にワイヤボンディング法によ
り金属ワイヤを引きちぎって実装時につぶれる高さを有
した先端の尖った突起電極12を形成し、かつ、半導体
装置10の素子上の領域に樹脂によるエラストマー(弾
性体)17を形成してなる半導体装置の例を示してい
る。この後、突起電極12の先端に導電性接着剤を供給
し、熱圧着一括実装が可能となる。導電性接着剤は、ペ
ーストの状態、硬化あるいは溶剤が飛散した乾燥状態の
いずれの存在状態でも可能である。また、導電性接着剤
は、エポキシ樹脂を主成分とした構成であり、導電性フ
ィラーには、例えばAg、Pd、Ni、Au、Cu、
C、Pt、Feの少なくとも1つを用いることができ
る。また、突起電極12は、先端のつぶれが20μmφ
程度までであれば、めっきや溶融金属につけて引き上げ
るなどして先端を鋭角にして製造することができる。な
お、突起電極12の製造時の高さばらつきは10μm程
度である。さらに、弾性体17は、シリコン樹脂、合成
ゴム、あるいはそれらと同程度の弾性を有している樹脂
や、ゴム等であれば良く、特に材質は限定されない。
(Embodiment 2) FIG. 3 is a schematic view of a semiconductor device according to a second embodiment of the present invention. A metal wire is torn off by a wire bonding method on the terminal electrode 11 of the semiconductor device 10 to form a protruding electrode 12 having a height that can be crushed at the time of mounting. 1 shows an example of a semiconductor device in which an elastomer (elastic body) 17 is formed. After that, a conductive adhesive is supplied to the tip of the protruding electrode 12 to enable simultaneous thermal compression mounting. The conductive adhesive can be in a paste state, a cured state, or a dried state in which a solvent is scattered. In addition, the conductive adhesive has a configuration containing an epoxy resin as a main component, and the conductive filler includes, for example, Ag, Pd, Ni, Au, Cu,
At least one of C, Pt, and Fe can be used. Further, the protruding electrode 12 has a crushed tip of 20 μmφ.
If it is up to the extent, it can be manufactured with a sharp edge by plating or dipping the molten metal and pulling up. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm. Furthermore, the elastic body 17 may be a silicone resin, a synthetic rubber, or a resin or rubber having the same degree of elasticity as those, and the material is not particularly limited.

【0041】このように構成された半導体装置による
と、接合層に導電性接着剤を用いることで、基板の電極
が変形するまでの実装荷重を必要とせず、低荷重で実装
でき、素子や配線にダメージを与えない。また、突起電
極12の先端が尖っており、実装時に突起電極12の先
端が入出力端子電極に当接してつぶれることで、電極ど
うしが接続されるので、基板に反りうねりが有っても突
起電極12にて吸収でき、電極どうしの接続が確実に行
える。また、導電性接着剤が実装時の応力を緩和し、素
子の特性劣化や配線の断線などを防ぐことができる。ま
た、エラストマー(弾性体)17により、実装時に発生
する半導体装置10内の素子に作用する応力を緩和で
き、素子の特性劣化や配線の断線などを防ぐことができ
る。さらに、素子上実装においてもダメージが無く、低
コストな実装が可能になる。
According to the semiconductor device configured as described above, by using the conductive adhesive for the bonding layer, a mounting load is not required until the electrodes of the substrate are deformed, and the mounting can be performed with a low load. Does not damage. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive alleviates the stress at the time of mounting, and can prevent deterioration of element characteristics, disconnection of wiring, and the like. Further, the elastomer (elastic body) 17 can relieve the stress acting on the element in the semiconductor device 10 generated at the time of mounting, and can prevent the characteristic deterioration of the element and the disconnection of the wiring. Furthermore, there is no damage in mounting on the element, and low-cost mounting becomes possible.

【0042】(実施の形態3)図4は、本発明の第3の
実施の形態にかかる半導体装置の製造方法の概略図であ
る。すなわち、導電性接着剤の塗膜18を設け、半導体
装置10の端子電極11上にワイヤボンディング法によ
り金属ワイヤを引きちぎって形成され実装時につぶれる
高さを有した先端の尖った突起電極12を、塗膜18に
つけることで導電性接着剤が突起電極12の先端に転写
される例を示している。導電性接着剤の塗膜18の厚み
は、突起電極12の2段目の引きちぎり部の高さより小
さくする。導電性接着剤13は、エポキシ樹脂を主成分
とした構成であり、導電性フィラーには、例えばAg、
Pd、Ni、Au、Cu、C、Pt、Feのうち少なく
とも1つを用いることができる。また、突起電極12
は、先端のつぶれが20μmφ程度までであれば、めっ
きや溶融金属につけて引き上げるなどして先端を鋭角に
して製造することができる。なお、突起電極12の製造
時の高さばらつきは10μm程度である。
(Embodiment 3) FIG. 4 is a schematic view of a method for manufacturing a semiconductor device according to a third embodiment of the present invention. That is, the coating electrode 18 of the conductive adhesive is provided, and the protruding electrode 12 having a sharp tip, which is formed by tearing a metal wire by a wire bonding method on the terminal electrode 11 of the semiconductor device 10 and has a height which is crushed at the time of mounting, An example is shown in which the conductive adhesive is transferred to the tip of the protruding electrode 12 by applying it to the coating film 18. The thickness of the coating film 18 of the conductive adhesive is set to be smaller than the height of the second-stage torn portion of the bump electrode 12. The conductive adhesive 13 has a configuration containing an epoxy resin as a main component, and the conductive filler includes, for example, Ag,
At least one of Pd, Ni, Au, Cu, C, Pt, and Fe can be used. In addition, the projection electrode 12
If the crushing of the tip is up to about 20 μmφ, the tip can be manufactured with an acute angle by plating and dipping the molten metal and pulling up. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm.

【0043】このように構成された半導体装置の製造方
法によると、突起電極12の先端に導電性接着剤13が
転写され、基板の電極が変形するまでの実装荷重を必要
とせず、低荷重で実装でき、素子や配線にダメージを与
えない。また、突起電極12の先端が尖っており、実装
時に突起電極12の先端が入出力端子電極に当接してつ
ぶれることで、電極どうしが接続されるので、基板に反
りうねりが有っても突起電極12にて吸収でき、電極ど
うしの接続が確実に行える。また、導電性接着剤13が
実装時の応力を緩和し、素子の特性劣化や配線の断線な
どを防ぐことができる。さらに、素子上実装においても
ダメージが無く、低コストな実装が可能になる。
According to the method of manufacturing a semiconductor device having the above-described structure, the conductive adhesive 13 is transferred to the tip of the protruding electrode 12, and a mounting load is not required until the electrode of the substrate is deformed. Can be mounted and does not damage elements or wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Furthermore, there is no damage in mounting on the element, and low-cost mounting becomes possible.

【0044】(実施の形態4)図5は、本発明の第4の
実施の形態にかかる半導体装置の実装方法の概略図であ
る。半導体装置10の端子電極11上にワイヤボンディ
ング法により金属ワイヤを引きちぎって実装時につぶれ
る高さを有した先端の尖った突起電極12を形成し、か
つ、突起電極12の先端に導電性接着剤13を供給して
なる半導体装置の例を示している。半導体装置10は、
入出力端子電極15上に存在する樹脂膜(フィルム)1
9を有する回路基板14に熱圧着実装される。ここで、
先端のつぶれが20μmφ程度までであれば突起電極1
2は、ワイヤボンディング法を用いて形成された突起電
極でも、めっき法あるいは無電解めっき法を用いて形成
された突起電極でも、溶融した金属から引き上げて作製
した突起電極のいずれでも用いることができる。ただ
し、ワイヤボンディング法を用いて形成された引きちぎ
りバンプであれば樹脂膜19の貫通力が強まり、より低
荷重の実装で安定した接続を得ることができる。なお、
突起電極12の製造時の高さばらつきは10μm程度で
ある。突起電極12は、例えばAu、Sn、Ag、P
b、Bi、Cu、Zn、Sb、Pd、C、Ptのうちの
少なくとも1つは含んでいる。また、導電性接着剤13
はエポキシ系樹脂を主成分とした構成であり、導電性フ
ィラーには、例えばAg、Pd、Ni、Au、Cu、
C、Pt、Feのうち少なくとも1つを用いることがで
きる。また、樹脂膜19はエポキシ系樹脂を主成分とし
て含み、SiO2やAl23、SiNなどの無機物の粒
子だけを含んだ絶縁樹脂を用いることもできるし、導電
性粒子として例えばAg、Pd、Ni、Au、Cu、
C、Pt、Feなどのうち少なくとも1つを含んだ異方
性導電樹脂を用いることもできる。なぜなら、導電性接
着剤13の層があるので、樹脂膜19中の導電性粒子が
半導体装置10と回路基板14のそれぞれの電極間に挟
まれるほどの実装荷重が無くても接続が可能になるから
である。
(Embodiment 4) FIG. 5 is a schematic diagram of a semiconductor device mounting method according to a fourth embodiment of the present invention. A metal wire is torn off by wire bonding on the terminal electrode 11 of the semiconductor device 10 to form a protruding electrode 12 having a height that can be crushed during mounting, and a conductive adhesive 13 2 shows an example of a semiconductor device configured to supply. The semiconductor device 10
Resin film (film) 1 existing on input / output terminal electrode 15
9 is thermocompression-bonded to a circuit board 14 having the same. here,
If the crush of the tip is up to about 20 μmφ, the protruding electrode 1
2 can be any of a protruding electrode formed using a wire bonding method, a protruding electrode formed using a plating method or an electroless plating method, and a protruding electrode formed by pulling up from a molten metal. . However, in the case of a torn bump formed by using a wire bonding method, the penetrating force of the resin film 19 is increased, and a stable connection can be obtained by mounting with a lower load. In addition,
The height variation at the time of manufacturing the protruding electrode 12 is about 10 μm. For example, Au, Sn, Ag, P
At least one of b, Bi, Cu, Zn, Sb, Pd, C, and Pt is included. In addition, the conductive adhesive 13
Is a composition mainly composed of an epoxy resin, and the conductive filler includes, for example, Ag, Pd, Ni, Au, Cu,
At least one of C, Pt, and Fe can be used. In addition, the resin film 19 may include an epoxy resin as a main component, an insulating resin including only inorganic particles such as SiO 2 , Al 2 O 3 , and SiN, or a conductive particle such as Ag or Pd. , Ni, Au, Cu,
An anisotropic conductive resin containing at least one of C, Pt, Fe and the like can also be used. Because the conductive adhesive 13 is provided, the connection is possible even if there is no mounting load such that the conductive particles in the resin film 19 are sandwiched between the electrodes of the semiconductor device 10 and the circuit board 14. Because.

【0045】このように構成された半導体装置の実装方
法によると、接合層に導電性接着剤13を用いること
で、基板の電極が変形するまでの実装荷重を必要とせ
ず、低荷重で実装でき、素子や配線にダメージを与えな
い。また、突起電極12の先端が尖っており、実装時に
突起電極12の先端が入出力端子電極に当接してつぶれ
ることで、電極どうしが接続されるので、基板に反りう
ねりが有っても突起電極12にて吸収でき、電極どうし
の接続が確実に行える。また、導電性接着剤13が実装
時の応力を緩和し、素子の特性劣化や配線の断線などを
防ぐことができる。さらに、最初から樹脂膜19が供給
されている回路基板14であることから、導電性接着剤
13と樹脂膜19の一括の熱圧着実装が可能になり、し
かも素子上実装においてもダメージの無い、低コストな
実装が可能になる。
According to the mounting method of the semiconductor device configured as described above, by using the conductive adhesive 13 for the bonding layer, it is possible to mount the semiconductor device with a low load without requiring a mounting load until the electrodes of the substrate are deformed. It does not damage the elements or wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Further, since the circuit board 14 is supplied with the resin film 19 from the beginning, the conductive adhesive 13 and the resin film 19 can be packaged by thermocompression bonding at a time. Low-cost mounting is possible.

【0046】(実施の形態5)図6は、本発明の第5の
実施の形態にかかる半導体装置の実装方法の概略図であ
る。半導体装置10の端子電極11上にワイヤボンディ
ング法により金属ワイヤを引きちぎって実装時につぶれ
る高さを有した先端の尖った突起電極12を形成し、か
つ、突起電極12の先端に導電性接着剤13を供給した
半導体装置の例を示している。半導体装置10は、入出
力端子電極15上に存在する樹脂膜(フィルム)19を
有し、樹脂膜19の半導体装置10の接続部が形成され
る部分に入出力端子電極15が露出するように穴20を
有した回路基板14に熱圧着実装される。ここで、先端
のつぶれが20μmφ程度までであれば突起電極12は
ワイヤボンディング法を用いて形成された突起電極で
も、めっき法あるいは無電解めっき法を用いて形成され
た突起電極でも、溶融した金属から引き上げて作製した
突起電極のいずれでも用いることができる。ただし、ワ
イヤボンディング法を用いて形成された引きちぎりバン
プであれば樹脂膜の貫通力が強まり、より低荷重の実装
で安定した接続を得ることができる。なお、突起電極1
2の製造時の高さばらつきは10μm程度である。穴2
0はレーザによって開けることができるし、紫外線を用
いた露光により所望の穴20を開けることも可能であ
る。突起電極12は、例えばAu、Sn、Ag、Pb、
Bi、Cu、Zn、Sb、Pd、C、Ptのうちの少な
くとも1つは含んでいる。導電性接着剤13はエポキシ
系樹脂を主成分とした構成となり、導電性フィラーに
は、例えばAg、Pd、Ni、Au、Cu、C、Pt、
Feの少なくとも1つを用いることができる。また、樹
脂膜19はエポキシ系樹脂を主成分として含み、SiO
2やAl23、SiNなどの無機物の粒子だけを含んだ
絶縁樹脂を用いることもできるし、導電性粒子として例
えばAg、Pd、Ni、Au、Cu、C、Pt、Feの
うち少なくとも1つを含んだ異方性導電樹脂を用いるこ
ともできる。なぜなら、導電性接着剤13の層があるの
で、樹脂膜19中の導電性粒子が半導体装置10と回路
基板14のそれぞれの電極間に挟まれるほどの実装荷重
が無くても接続が可能になるからである。
(Fifth Embodiment) FIG. 6 is a schematic diagram of a method of mounting a semiconductor device according to a fifth embodiment of the present invention. A metal wire is torn off by wire bonding on the terminal electrode 11 of the semiconductor device 10 to form a protruding electrode 12 having a height that can be crushed during mounting, and a conductive adhesive 13 1 shows an example of a semiconductor device to which is supplied. The semiconductor device 10 has a resin film (film) 19 existing on the input / output terminal electrode 15 so that the input / output terminal electrode 15 is exposed at a portion of the resin film 19 where the connection portion of the semiconductor device 10 is formed. It is thermocompression-bonded to the circuit board 14 having the hole 20. Here, if the crush of the tip is up to about 20 μmφ, the protruding electrode 12 may be formed using a wire bonding method, a protruding electrode formed using a plating method or an electroless plating method, Any of the protruding electrodes produced by pulling up from above can be used. However, if the tear bump is formed by using the wire bonding method, the penetrating force of the resin film is increased, and a stable connection can be obtained by mounting with a lower load. In addition, the projection electrode 1
The height variation during the manufacture of No. 2 is about 10 μm. Hole 2
0 can be opened by a laser, or a desired hole 20 can be opened by exposure using ultraviolet rays. For example, Au, Sn, Ag, Pb,
At least one of Bi, Cu, Zn, Sb, Pd, C, and Pt is included. The conductive adhesive 13 has a configuration containing an epoxy resin as a main component, and the conductive filler includes, for example, Ag, Pd, Ni, Au, Cu, C, Pt,
At least one of Fe can be used. The resin film 19 contains an epoxy resin as a main component,
2 or Al 2 O 3 , an insulating resin containing only particles of an inorganic substance such as SiN, or at least one of Ag, Pd, Ni, Au, Cu, C, Pt, and Fe as conductive particles. Alternatively, an anisotropic conductive resin containing one of them may be used. Because the conductive adhesive 13 is provided, the connection is possible even if there is no mounting load such that the conductive particles in the resin film 19 are sandwiched between the electrodes of the semiconductor device 10 and the circuit board 14. Because.

【0047】このように構成された半導体装置の実装方
法によると、接合層に導電性接着剤13を用いること
で、基板の電極が変形するまでの実装荷重を必要とせ
ず、低荷重で実装でき、素子や配線にダメージを与えな
い。また、突起電極12の先端が尖っており、実装時に
突起電極12の先端が入出力端子電極に当接してつぶれ
ることで、電極どうしが接続されるので、基板に反りう
ねりが有っても突起電極12にて吸収でき、電極どうし
の接続が確実に行える。また、樹脂膜19に穴20が形
成されており、実装時に導電性接着剤13が回路基板1
4の入出力端子電極15上に確実に接触し、実装時の応
力を緩和でき、素子の特性劣化や配線の断線などを防ぐ
ことができると共に、突起電極12と入出力端子電極1
5の接続が確実に行える。さらに、最初から樹脂膜19
が供給されている回路基板14であることから、導電性
接着剤13と樹脂膜19の一括の熱圧着実装が可能にな
り、しかも素子上実装においてもダメージの無い、低コ
ストな実装が可能になる。
According to the mounting method of the semiconductor device configured as described above, by using the conductive adhesive 13 for the bonding layer, it is possible to mount the semiconductor device with a low load without requiring a mounting load until the electrode of the substrate is deformed. It does not damage the elements or wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. A hole 20 is formed in the resin film 19, and the conductive adhesive 13 is applied to the circuit board 1 during mounting.
4 can reliably contact the input / output terminal electrode 15, reduce the stress at the time of mounting, prevent deterioration of element characteristics, disconnection of wiring, and the like.
5 can be reliably performed. Furthermore, from the beginning, the resin film 19 is formed.
Since the circuit board 14 is supplied with the conductive adhesive 13, the conductive adhesive 13 and the resin film 19 can be mounted at a time by thermocompression bonding, and can be mounted at low cost without damage even on the device. Become.

【0048】(実施の形態6)図7は、本発明の第6の
実施の形態にかかる半導体装置の実装方法の概略図であ
る。半導体装置の端子電極11上にワイヤボンディング
法により金属ワイヤを引きちぎって実装時につぶれる高
さを有した先端の尖った突起電極12を形成し、かつ、
突起電極12の先端に導電性接着剤13を供給してなる
半導体装置の例を示している。半導体装置10は、あら
かじめ封止樹脂21が供給された回路基板14に熱圧着
実装される。ここで、先端のつぶれが20μmφ程度ま
でであれば突起電極12は、ワイヤボンディング法を用
いて形成された突起電極でも、めっき法あるいは無電解
めっき法を用いて形成された突起電極でも、溶融した金
属から引き上げて作製した突起電極のいずれでも用いる
ことができる。ただし、ワイヤボンディング法を用いて
形成された引きちぎりバンプであれば封止樹脂21の貫
通力が強まり、より低荷重の実装で安定した接続を得る
ことができる。なお、突起電極12の製造時の高さばら
つきは10μm程度である。突起電極12は、例えばA
u、Sn、Ag、Pb、Bi、Cu、Zn、Sb、P
d、C、Ptのうちの少なくとも1つを含んでいる。ま
た、導電性接着剤13はエポキシ系樹脂を主成分とした
構成となり、導電性フィラーには、例えばAg、Pd、
Ni、Au、Cu、C、Pt、Feのうち少なくとも1
つを用いることができる。また、封止樹脂21はエポキ
シ系樹脂を主成分として含み、SiO2やAl23、S
iNなどの無機物の粒子だけを含んだ絶縁樹脂を用いる
こともできるし、導電性粒子として例えばAg、Pd、
Ni、Au、Cu、C、Pt、Feのうち少なくとも1
つを含んだ異方性導電樹脂を用いることもできる。なぜ
なら、導電性接着剤13の層があるので、封止樹脂21
中の導電性粒子が半導体装置10と回路基板14のそれ
ぞれの電極間に挟まれるほどの実装荷重がなくても接続
が可能になるからである。
(Embodiment 6) FIG. 7 is a schematic diagram of a semiconductor device mounting method according to a sixth embodiment of the present invention. Forming a protruding electrode 12 having a sharp end with a height that can be broken at the time of mounting by tearing a metal wire on the terminal electrode 11 of the semiconductor device by a wire bonding method; and
1 shows an example of a semiconductor device in which a conductive adhesive 13 is supplied to a tip of a protruding electrode 12. The semiconductor device 10 is thermo-compression mounted on the circuit board 14 to which the sealing resin 21 has been supplied in advance. Here, if the crush of the tip is up to about 20 μmφ, the protruding electrode 12 is melted, whether it is a protruding electrode formed using a wire bonding method or a protruding electrode formed using a plating method or an electroless plating method. Any of the protruding electrodes formed by pulling up from a metal can be used. However, in the case of a tear bump formed by using a wire bonding method, the penetration force of the sealing resin 21 is increased, and a stable connection can be obtained by mounting with a lower load. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm. The protruding electrode 12 is, for example, A
u, Sn, Ag, Pb, Bi, Cu, Zn, Sb, P
It contains at least one of d, C, and Pt. In addition, the conductive adhesive 13 has a configuration containing an epoxy resin as a main component, and the conductive filler includes, for example, Ag, Pd,
At least one of Ni, Au, Cu, C, Pt, and Fe
One can be used. The sealing resin 21 contains an epoxy-based resin as a main component, and includes SiO 2 , Al 2 O 3 , S
An insulating resin containing only inorganic particles such as iN can be used, and conductive particles such as Ag, Pd,
At least one of Ni, Au, Cu, C, Pt, and Fe
Alternatively, an anisotropic conductive resin containing one of them may be used. Because there is a layer of the conductive adhesive 13, the sealing resin 21
This is because connection is possible even if there is no mounting load such that the conductive particles therein are sandwiched between the respective electrodes of the semiconductor device 10 and the circuit board 14.

【0049】このように構成された半導体装置の実装方
法によると、接合層に導電性接着剤13を用いること
で、基板の電極が変形するまでの実装荷重を必要とせ
ず、低荷重で実装でき、素子や配線にダメージを与えな
い。また、突起電極12の先端が尖っており、実装時に
突起電極12の先端が入出力端子電極に当接してつぶれ
ることで、電極どうしが接続されるので、基板に反りう
ねりが有っても突起電極12にて吸収でき、電極どうし
の接続が確実に行える。また、導電性接着剤13が実装
時の応力を緩和し、素子の特性劣化や配線の断線などを
防ぐことができる。さらに、最初から封止樹脂21が供
給されている回路基板14であることから、導電性接着
剤13と封止樹脂21の一括の熱圧着実装が可能にな
り、しかも素子上実装においてもダメージが無く、低コ
ストな実装が可能になる。
According to the mounting method of the semiconductor device configured as described above, by using the conductive adhesive 13 for the bonding layer, it is possible to mount the semiconductor device with a low load without requiring a mounting load until the electrodes of the substrate are deformed. It does not damage the elements or wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Further, since the circuit board 14 is supplied with the sealing resin 21 from the beginning, the conductive adhesive 13 and the sealing resin 21 can be packaged by thermocompression bonding at one time. And low-cost implementation is possible.

【0050】(実施の形態7)図8および図9は、本発
明の第7の実施の形態にかかる半導体装置の製造方法お
よび半導体装置の製造装置の概略図である。半導体装置
10の端子電極11上にワイヤボンディング法により金
属ワイヤを引きちぎって実装時につぶれる高さを有した
先端の尖った突起電極12を形成し、かつ、突起電極1
2の先端に導電性接着剤13を転写により供給してなる
半導体装置の例を示している。各々吸着機能を備えた保
持治具22、移送治具23、加熱治具24を用意し、保
持治具22で半導体装置10を吸着して導電性接着剤1
3を転写する動作を行い、次に半導体装置10を移送治
具23に受け渡し、さらにヒータ25によって暖められ
た加熱治具24に受け渡す。加熱治具24では、既に加
熱されている熱で導電性接着剤13が硬化または溶剤が
飛散し、その状態で半導体装置10を実装することがで
きる。突起電極12は、先端のつぶれが20μmφ程度
までであればワイヤボンディング法を用いて形成された
突起電極でも、めっき法あるいは無電解めっき法を用い
て形成された突起電極でも、溶融した金属から引き上げ
て製造した突起電極のいずれでも用いることができる。
ただし、ワイヤボンディング法を用いて形成された引き
ちぎりバンプであれば封止樹脂の貫通力が強まり、より
低荷重の実装で安定した接続を得ることができる。な
お、突起電極12の製造時の高さばらつきは10μm程
度である。突起電極12は、例えばAu、Sn、Ag、
Pb、Bi、Cu、Zn、Sb、Pd、C、Ptのうち
少なくとも1つを含んでいる。また、導電性接着剤13
はエポキシ系樹脂を主成分とした構成であり、導電性フ
ィラーには、例えばAg、Pd、Ni、Au、Cu、
C、Pt、Feのうち少なくとも1つを用いることがで
きる。
(Embodiment 7) FIGS. 8 and 9 are schematic diagrams of a semiconductor device manufacturing method and a semiconductor device manufacturing apparatus according to a seventh embodiment of the present invention. A protruding electrode 12 having a sharpened tip is formed on a terminal electrode 11 of the semiconductor device 10 by a wire bonding method so that a metal wire is torn off during mounting, and the protruding electrode 1 is formed.
2 shows an example of a semiconductor device in which a conductive adhesive 13 is supplied to the tip of the semiconductor device 2 by transfer. A holding jig 22, a transfer jig 23, and a heating jig 24, each having a suction function, are prepared.
Then, the semiconductor device 10 is transferred to the transfer jig 23 and further transferred to the heating jig 24 heated by the heater 25. In the heating jig 24, the conductive adhesive 13 is cured or the solvent is scattered by the heat already heated, and the semiconductor device 10 can be mounted in that state. As long as the protruding electrode 12 has a tip crush of up to about 20 μmφ, the protruding electrode formed by using a wire bonding method or the protruding electrode formed by using a plating method or an electroless plating method can be pulled up from a molten metal. Any of the bump electrodes manufactured by the above method can be used.
However, in the case of a tear bump formed by using a wire bonding method, the penetrating force of the sealing resin is increased, and a stable connection can be obtained by mounting with a lower load. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm. For example, Au, Sn, Ag,
It contains at least one of Pb, Bi, Cu, Zn, Sb, Pd, C, and Pt. In addition, the conductive adhesive 13
Is a composition mainly composed of an epoxy resin, and the conductive filler includes, for example, Ag, Pd, Ni, Au, Cu,
At least one of C, Pt, and Fe can be used.

【0051】このように構成された半導体装置の製造方
法および半導体装置の製造装置によると、接合層に導電
性接着剤13を用いることで、基板の電極が変形するま
での実装荷重を必要とせず、低荷重で実装でき、素子や
配線にダメージを与えない。また、突起電極12の先端
が尖っており、実装時に突起電極12の先端が入出力端
子電極に当接してつぶれることで、電極どうしが接続さ
れるので、基板に反りうねりが有っても突起電極12に
て吸収でき、電極どうしの接続が確実に行える。また、
導電性接着剤13が実装時の応力を緩和し、素子の特性
劣化や配線の断線などを防ぐことができる。また、素子
上実装においてもダメージが無く、低コストな実装が可
能になる。また、保持治具22、移送治具23、加熱治
具24を用いることで、導電性接着剤13の転写の工程
と実装工程を分離することができ、量産性が高まる。さ
らに、導電性接着剤13の硬化または溶剤の飛散を、一
連のプロセス中で効率よく行うことができる。
According to the semiconductor device manufacturing method and the semiconductor device manufacturing apparatus configured as described above, by using the conductive adhesive 13 for the bonding layer, a mounting load is not required until the electrodes of the substrate are deformed. It can be mounted with low load and does not damage elements and wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. Also,
The conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Also, there is no damage in mounting on the element, and low-cost mounting becomes possible. In addition, by using the holding jig 22, the transfer jig 23, and the heating jig 24, the step of transferring the conductive adhesive 13 and the step of mounting the conductive adhesive 13 can be separated, and mass productivity is improved. Further, the curing of the conductive adhesive 13 or the scattering of the solvent can be efficiently performed in a series of processes.

【0052】(実施の形態8)図10および図11は、
本発明の第8の実施の形態にかかる半導体装置の実装方
法の概略図である。半導体装置10の端子電極11上に
ワイヤボンディング法により金属ワイヤを引きちぎって
実装時につぶれる高さを有した先端の尖った突起電極1
2を形成し、かつ、突起電極12の先端に導電性接着剤
13を供給してなる半導体装置の例を示している。半導
体装置10が、あらかじめ供給された仮止め樹脂26を
有する回路基板14に実装され、仮止め樹脂26の硬化
を行う。このとき導電性接着剤13は硬化していてもし
ていなくてもよい。その後、封止樹脂28が供給針27
から供給され、半導体装置10と回路基板14の間隙に
封入され、硬化することによって実装が完了する。この
とき、封止樹脂28の硬化は、加熱加圧治具24aによ
って熱と荷重を併用して硬化してもよく、あるいは半導
体装置10側およびヒータを有した吸着ステージ29側
の加熱、雰囲気による加熱のいずれでも可能である。ま
た、仮止め樹脂26は接続部までは広がることはない。
また、突起電極12は、先端のつぶれが20μmφ程度
までであればワイヤボンディング法を用いて形成された
突起電極でも、めっき法あるいは無電解めっき法を用い
て形成された突起電極でも、溶融した金属から引き上げ
て製造した突起電極のいずれでも用いることができる。
ただし、ワイヤボンディング法を用いて形成された引き
ちぎりバンプであれば封止樹脂の貫通力が強まり、より
低荷重の実装で安定した接続を得ることができる。な
お、突起電極12の製造時の高さばらつきは10μm程
度である。突起電極12には、例えばAu、Sn、A
g、Pb、Bi、Cu、Zn、Sb、Pd、C、Ptの
うちの少なくとも1つは含んでいる。また、導電性接着
剤13は、エポキシ系樹脂を主成分とした構成であり、
導電性フィラーには、例えばAg、Pd、Ni、Au、
Cu、C、Pt、Feのうち少なくとも1つを用いるこ
とができる。また、仮止め樹脂26、封止樹脂28はエ
ポキシ系樹脂を主成分として含み、SiO2やAl
23、SiNなどの無機物の粒子だけを含んだ絶縁樹脂
を用いることもできるし、導電性粒子として、例えばA
g、Pd、Ni、Au、Cu、C、Pt、Feのうち少
なくとも1つを含んだ異方性導電樹脂を用いることもで
きる。なぜなら、導電性接着剤13の層があるので、樹
脂中の導電性粒子が半導体装置10と回路基板14のそ
れぞれの電極間に挟まれるほどの実装荷重がなくても接
続が可能になるからである。
(Embodiment 8) FIGS. 10 and 11
FIG. 14 is a schematic view of a method for mounting a semiconductor device according to an eighth embodiment of the present invention. A protruding electrode 1 having a sharp end with a height that can be broken at the time of mounting by breaking a metal wire on a terminal electrode 11 of a semiconductor device 10 by a wire bonding method.
2 shows an example of a semiconductor device in which a conductive adhesive 13 is supplied to the tip of a protruding electrode 12. The semiconductor device 10 is mounted on the circuit board 14 having the temporarily supplied temporary fixing resin 26, and the temporary fixing resin 26 is cured. At this time, the conductive adhesive 13 may or may not be cured. Thereafter, the sealing resin 28 is
And is sealed in the gap between the semiconductor device 10 and the circuit board 14 and cured to complete the mounting. At this time, the hardening of the sealing resin 28 may be performed by using both heat and load by a heating and pressing jig 24a, or may be performed by heating and atmosphere on the semiconductor device 10 side and the suction stage 29 side having a heater. Either heating is possible. Further, the temporary fixing resin 26 does not spread to the connection portion.
The protruding electrode 12 may be formed by using a wire bonding method or a protruding electrode formed by using a plating method or an electroless plating method, as long as the crush of the tip is about 20 μmφ. Any of the protruding electrodes manufactured by pulling up from above can be used.
However, in the case of a tear bump formed by using a wire bonding method, the penetrating force of the sealing resin is increased, and a stable connection can be obtained by mounting with a lower load. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm. For example, Au, Sn, A
At least one of g, Pb, Bi, Cu, Zn, Sb, Pd, C, and Pt is included. Further, the conductive adhesive 13 has a configuration containing an epoxy resin as a main component,
For the conductive filler, for example, Ag, Pd, Ni, Au,
At least one of Cu, C, Pt, and Fe can be used. Also, temporary fastening resin 26, the sealing resin 28 contains an epoxy resin as a main component, SiO 2 and Al
An insulating resin containing only inorganic particles such as 2 O 3 and SiN can be used.
An anisotropic conductive resin containing at least one of g, Pd, Ni, Au, Cu, C, Pt, and Fe can also be used. This is because the conductive adhesive 13 has a layer, so that the connection can be performed without a mounting load such that the conductive particles in the resin are sandwiched between the electrodes of the semiconductor device 10 and the circuit board 14. is there.

【0053】このように構成された半導体装置の実装方
法によると、接合層に導電性接着剤13を用いること
で、基板の電極が変形するまでの実装荷重を必要とせ
ず、低荷重で実装でき、素子や配線にダメージを与えな
い。また、突起電極12の先端が尖っており、実装時に
突起電極12の先端が入出力端子電極に当接してつぶれ
ることで、電極どうしが接続されるので、基板に反りう
ねりが有っても突起電極12にて吸収でき、電極どうし
の接続が確実に行える。また、導電性接着剤13が実装
時の応力を緩和し、素子の特性劣化や配線の断線などを
防ぐことができる。さらに、仮止め樹脂26により接続
状態を保持しておけば、後でまとめて封止樹脂28を硬
化することが可能となり、量産性に優れており、しかも
素子上実装においてもダメージが無く、低コストな実装
が可能になる。
According to the mounting method of the semiconductor device having the above-described structure, by using the conductive adhesive 13 for the bonding layer, it is possible to mount the semiconductor device with a low load without requiring a mounting load until the electrode of the substrate is deformed. It does not damage the elements or wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Furthermore, if the connection state is maintained by the temporary fixing resin 26, the sealing resin 28 can be cured at a time later, which is excellent in mass productivity, and has no damage even when mounted on the element. Costly implementation is possible.

【0054】(実施の形態9)図12および図13は、
本発明の第9の実施の形態にかかる半導体装置の実装方
法の概略図である。半導体装置10の端子電極11上に
ワイヤボンディング法により金属ワイヤを引きちぎって
実装時につぶれる高さを有した先端の尖った突起電極1
2を形成し、かつ、突起電極12の先端に導電性接着剤
13を供給してなる半導体装置の例を示している。半導
体装置10が、あらかじめ供給された仮止め樹脂26を
有する回路基板14に実装され、仮止め樹脂26の硬化
を行う。このとき導電性接着剤13は硬化していてもし
ていなくてもよい。その後、封止樹脂28が供給針27
から供給され、半導体装置10と回路基板14の間隙に
封入され、硬化することによって実装が完了する。この
とき、封止樹脂28の硬化は、熱と荷重を併用して硬化
され、半導体装置10側からばねを利用した加圧治具3
0による荷重、ヒータを有した吸着ステージ29側から
の加熱、または雰囲気による加熱となる。また、仮止め
樹脂は接続部までは広がることはない。また、突起電極
12は、先端のつぶれが20μmφ程度までであればワ
イヤボンディング法を用いて形成された突起電極でも、
めっき法あるいは無電解めっき法を用いて形成された突
起電極でも、溶融した金属から引き上げて作製した突起
電極のいずれでも用いることができる。ただし、ワイヤ
ボンディング法を用いて形成された引きちぎりバンプで
あれば封止樹脂28の貫通力が強まり、より低荷重の実
装で安定した接続を得ることができる。なお、突起電極
12の製造時の高さばらつきは10μm程度である。突
起電極12は、例えばAu、Sn、Ag、Pb、Bi、
Cu、Zn、Sb、Pd、C、Ptのうちの少なくとも
1つを含んでいる。また、導電性接着剤13は、エポキ
シ系樹脂を主成分とした構成となり、導電性フィラーに
は、例えばAg、Pd、Ni、Au、Cu、C、Pt、
Feのうち少なくとも1つを用いることができる。ま
た、仮止め樹脂26、封止樹脂28はエポキシ系樹脂を
主成分として含み、SiO2やAl23、SiNなどの
無機物の粒子だけを含んだ絶縁樹脂を用いることもでき
るし、導電性粒子として例えばAg、Pd、Ni、A
u、Cu、C、Pt、Feのうち少なくとも1つを含ん
だ異方性導電樹脂を用いることもできる。なぜなら、導
電性接着剤13の層があるので、樹脂中の導電性粒子が
半導体装置10と回路基板14のそれぞれの電極間に挟
まれるほどの実装荷重がなくても接続が可能になるから
である。
(Embodiment 9) FIG. 12 and FIG.
FIG. 15 is a schematic view of a method for mounting a semiconductor device according to a ninth embodiment of the present invention. A protruding electrode 1 having a sharp end with a height that can be broken at the time of mounting by breaking a metal wire on a terminal electrode 11 of a semiconductor device 10 by a wire bonding method.
2 shows an example of a semiconductor device in which a conductive adhesive 13 is supplied to the tip of a protruding electrode 12. The semiconductor device 10 is mounted on the circuit board 14 having the temporarily supplied temporary fixing resin 26, and the temporary fixing resin 26 is cured. At this time, the conductive adhesive 13 may or may not be cured. Thereafter, the sealing resin 28 is
And is sealed in the gap between the semiconductor device 10 and the circuit board 14 and cured to complete the mounting. At this time, the sealing resin 28 is cured by using both heat and load, and is pressed from the semiconductor device 10 side by using a pressing jig 3 using a spring.
The load is 0, heating is performed from the suction stage 29 side having a heater, or heating is performed by an atmosphere. Further, the temporary fixing resin does not spread to the connection portion. Further, the protruding electrode 12 may be a protruding electrode formed by using a wire bonding method if the crush of the tip is up to about 20 μmφ.
Either a protruding electrode formed using a plating method or an electroless plating method, or a protruding electrode formed by pulling up from a molten metal can be used. However, in the case of a torn bump formed by using the wire bonding method, the penetration force of the sealing resin 28 is increased, and a stable connection can be obtained by mounting with a lower load. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm. For example, Au, Sn, Ag, Pb, Bi,
It contains at least one of Cu, Zn, Sb, Pd, C, and Pt. In addition, the conductive adhesive 13 has a configuration containing an epoxy resin as a main component, and the conductive filler includes, for example, Ag, Pd, Ni, Au, Cu, C, Pt,
At least one of Fe can be used. Further, the temporary fixing resin 26 and the sealing resin 28 include an epoxy resin as a main component, and may be an insulating resin containing only inorganic particles such as SiO 2 , Al 2 O 3 , and SiN. As particles, for example, Ag, Pd, Ni, A
An anisotropic conductive resin containing at least one of u, Cu, C, Pt, and Fe can also be used. This is because the conductive adhesive 13 has a layer, so that the connection can be performed without a mounting load such that the conductive particles in the resin are sandwiched between the electrodes of the semiconductor device 10 and the circuit board 14. is there.

【0055】このように構成された半導体装置の実装方
法によると、接合層に導電性接着剤13を用いること
で、基板の電極が変形するまでの実装荷重を必要とせ
ず、低荷重で実装でき、素子や配線にダメージを与えな
い。また、突起電極12の先端が尖っており、実装時に
突起電極12の先端が入出力端子電極に当接してつぶれ
ることで、電極どうしが接続されるので、基板に反りう
ねりが有っても突起電極12にて吸収でき、電極どうし
の接続が確実に行える。また、導電性接着剤13が実装
時の応力を緩和し、素子の特性劣化や配線の断線などを
防ぐことができる。さらに、仮止め樹脂26により接続
状態を保持しておくことと、ステージ加熱により、後で
まとめて多数個の封止樹脂28を硬化することが可能と
なり、量産性に優れており、しかも素子上実装において
もダメージが無く、低コストな実装が可能になる。
According to the mounting method of the semiconductor device thus configured, by using the conductive adhesive 13 for the bonding layer, it is possible to mount the semiconductor device with a low load without requiring a mounting load until the electrode of the substrate is deformed. It does not damage the elements or wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Further, by maintaining the connection state by the temporary fixing resin 26 and by heating the stage, it is possible to cure a large number of the sealing resins 28 at a time later, which is excellent in mass productivity and furthermore, on the element. There is no damage in mounting, and low-cost mounting is possible.

【0056】(実施の形態10)図14および図15
は、本発明の第10の実施の形態にかかる半導体装置の
実装方法の概略図である。半導体装置10の端子電極1
1上にワイヤボンディング法により金属ワイヤを引きち
ぎって実装時につぶれる高さを有した先端の尖った突起
電極12を形成し、かつ、突起電極12の先端に導電性
接着剤13を供給してなる半導体装置の例を示してい
る。この半導体装置10に仮止め樹脂26が塗布され、
回路基板14に実装され、仮止め樹脂26の硬化を行
う。このとき導電性接着剤13は硬化していてもしてい
なくてもよい。その後、封止樹脂28が供給針27から
供給され、半導体装置10と回路基板14の間隙に封入
され、硬化することによって実装が完了する。このと
き、封止樹脂28の硬化は、熱と荷重を併用して硬化さ
れ、半導体装置10側からばねを利用した加圧治具30
による荷重、ヒータを有した吸着ステージ29側からの
加熱、または雰囲気による加熱となる。また、仮止め樹
脂26は接続部までは広がることはない。特に、仮止め
樹脂26を半導体装置10側に供給することで、回路基
板14上に供給したときの配線電極に濡れて(アンカー
効果)、外側まで流れだし入出力端子電極15にまで濡
れるのを防ぐことができる。突起電極12は、先端のつ
ぶれが20μmφ程度までであればワイヤボンディング
法を用いて形成された突起電極でも、めっき法あるいは
無電解めっき法を用いて形成された突起電極でも、溶融
した金属から引き上げて作製した突起電極のいずれでも
用いることができる。ただし、ワイヤボンディング法を
用いて形成された引きちぎりバンプであれば封止樹脂の
貫通力が強まり、より低荷重の実装で安定した接続を得
ることができる。なお、突起電極12の製造時の高さば
らつきは10μm程度である。また、突起電極12は、
例えばAu、Sn、Ag、Pb、Bi、Cu、Zn、S
b、Pd、C、Ptのうちの少なくとも1つを含んでい
る。導電性接着剤13はエポキシ系樹脂を主成分とした
構成となり、導電性フィラーには、例えばAg、Pd、
Ni、Au、Cu、C、Pt、Feのうち少なくとも1
つを用いることができる。また、仮止め樹脂26、封止
樹脂28はエポキシ系樹脂を主成分として含み、SiO
2やAl23、SiNなどの無機物の粒子だけを含んだ
絶縁樹脂を用いることもできるし、導電性粒子として例
えばAg、Pd、Ni、Au、Cu、C、Pt、Feの
うち少なくとも1つを含んだ異方性導電樹脂を用いるこ
ともできる。なぜなら、導電性接着剤13の層があるの
で、樹脂中の導電性粒子が半導体装置10と回路基板1
4のそれぞれの電極間に挟まれるほどの実装荷重がなく
ても接続が可能になるからである。
(Embodiment 10) FIGS. 14 and 15
FIG. 19 is a schematic view of a semiconductor device mounting method according to a tenth embodiment of the present invention. Terminal electrode 1 of semiconductor device 10
A semiconductor formed by forming a protruding electrode 12 having a sharp end with a height that can be broken at the time of mounting by tearing off a metal wire by a wire bonding method and supplying a conductive adhesive 13 to the front end of the protruding electrode 12. 1 shows an example of a device. A temporary fixing resin 26 is applied to the semiconductor device 10,
The temporary fixing resin 26 is mounted on the circuit board 14 and cured. At this time, the conductive adhesive 13 may or may not be cured. Thereafter, the sealing resin 28 is supplied from the supply needle 27, is sealed in the gap between the semiconductor device 10 and the circuit board 14, and is cured to complete the mounting. At this time, the sealing resin 28 is cured by using both heat and a load, and is pressed from the semiconductor device 10 side by using a pressing jig 30 using a spring.
, Heating from the suction stage 29 side having a heater, or heating by an atmosphere. Further, the temporary fixing resin 26 does not spread to the connection portion. In particular, by supplying the temporary fixing resin 26 to the semiconductor device 10 side, the wiring electrodes when supplied on the circuit board 14 get wet (anchor effect), flow to the outside, and get wet to the input / output terminal electrodes 15. Can be prevented. As long as the protruding electrode 12 has a tip crush of up to about 20 μmφ, the protruding electrode formed by using a wire bonding method or the protruding electrode formed by using a plating method or an electroless plating method can be pulled up from a molten metal. Any of the bump electrodes manufactured by using the above method can be used. However, in the case of a tear bump formed by using a wire bonding method, the penetrating force of the sealing resin is increased, and a stable connection can be obtained by mounting with a lower load. Note that the height variation at the time of manufacturing the bump electrode 12 is about 10 μm. In addition, the protruding electrode 12
For example, Au, Sn, Ag, Pb, Bi, Cu, Zn, S
It contains at least one of b, Pd, C, and Pt. The conductive adhesive 13 has a configuration containing an epoxy resin as a main component, and the conductive filler includes, for example, Ag, Pd,
At least one of Ni, Au, Cu, C, Pt, and Fe
One can be used. The temporary fixing resin 26 and the sealing resin 28 contain an epoxy resin as a main component,
2 or Al 2 O 3 , an insulating resin containing only particles of an inorganic substance such as SiN, or at least one of Ag, Pd, Ni, Au, Cu, C, Pt, and Fe as conductive particles. Alternatively, an anisotropic conductive resin containing one of them may be used. This is because the conductive particles in the resin are separated from the semiconductor device 10 and the circuit board 1 by the conductive adhesive 13 layer.
This is because connection becomes possible even if there is no mounting load enough to be sandwiched between the respective electrodes 4.

【0057】このように構成された半導体装置の実装方
法によると、接合層に導電性接着剤13を用いること
で、基板の電極が変形するまでの実装荷重を必要とせ
ず、低荷重で実装でき、素子や配線にダメージを与えな
い。また、突起電極12の先端が尖っており、実装時に
突起電極12の先端が入出力端子電極に当接してつぶれ
ることで、電極どうしが接続されるので、基板に反りう
ねりが有っても突起電極12にて吸収でき、電極どうし
の接続が確実に行える。また、導電性接着剤13が実装
時の応力を緩和し、素子の特性劣化や配線の断線などを
防ぐことができる。さらに、仮止め樹脂26により接続
状態を保持しておくことと、ステージ加熱により、後で
まとめて多数個の封止樹脂28を硬化することが可能と
なり、量産性に優れており、しかも素子上実装において
もダメージが無く、低コストな実装が可能になる。
According to the mounting method of the semiconductor device configured as described above, by using the conductive adhesive 13 for the bonding layer, it is possible to mount the semiconductor device with a low load without requiring a mounting load until the electrodes of the substrate are deformed. It does not damage the elements or wiring. In addition, the tips of the protruding electrodes 12 are sharp, and the tips of the protruding electrodes 12 contact the input / output terminal electrodes and are crushed during mounting, so that the electrodes are connected to each other. The absorption can be performed by the electrodes 12, and the connection between the electrodes can be reliably performed. In addition, the conductive adhesive 13 relieves stress at the time of mounting, and can prevent deterioration of element characteristics and disconnection of wiring. Further, by maintaining the connection state by the temporary fixing resin 26 and by heating the stage, it is possible to cure a large number of the sealing resins 28 at a time later, which is excellent in mass productivity and furthermore, on the element. There is no damage in mounting, and low-cost mounting is possible.

【0058】なお、前記各実施の形態では、ワイヤボン
ディング法を用いて金属ワイヤを引きちぎること等によ
って、先端の尖った突起電極12を形成したものであっ
たが、突起電極は実装時に入出力端子電極15に当接し
てつぶれる高さを有したものであればよく、特に形状は
限定されない。例えば、実装時に容易につぶれるような
先端が細径の突起電極や、あるいは実装時につぶれる高
さを有した状態で先端を平坦化した突起電極等であって
もよい。
In each of the above embodiments, the protruding electrode 12 having a sharp tip is formed by, for example, tearing a metal wire using a wire bonding method. Any shape may be used as long as it has a height at which the electrode 15 comes into contact with and collapses, and the shape is not particularly limited. For example, a protruding electrode having a small diameter at the tip that can be easily crushed at the time of mounting, or a protruding electrode having a flattened tip at a height that can be crushed at the time of mounting may be used.

【0059】また、前記各実施の形態では、半導体装置
10側の電極を突起電極12としたものであったが、回
路基板14側の電極を突起電極としてもよい。
In the above embodiments, the electrode on the semiconductor device 10 side is the protruding electrode 12, but the electrode on the circuit board 14 side may be a protruding electrode.

【0060】[0060]

【発明の効果】以上のように本発明によれば、接合層に
導電性接着剤を用いるので基板の電極が変形するまでの
実装荷重を必要とせず低荷重実装が可能となり、素子特
性劣化や配線の断線などの不良を防止することができ
る。また、突起電極が実装時につぶれる高さを有してい
るので基板の反りうねりに柔軟に対応でき、電極どうし
の接続が確実に行える。また、フレキシブルな性質をも
つ導電性接着剤が接合層に入ることで信頼性が向上す
る。さらに、素子上実装も含め、一般的なICに対して
高生産かつ低コストでダメージのない熱圧着実装を実現
できるという有利な効果が得られる。
As described above, according to the present invention, since a conductive adhesive is used for the bonding layer, a low load mounting is possible without requiring a mounting load until the electrodes of the substrate are deformed. Defects such as disconnection of wiring can be prevented. In addition, since the protruding electrode has a height at which the protruding electrode is crushed during mounting, it can flexibly cope with warpage and undulation of the substrate, and connection between the electrodes can be reliably performed. Further, the reliability is improved by the conductive adhesive having a flexible property entering the bonding layer. Further, there is obtained an advantageous effect that high-performance, low-cost, thermo-compression mounting without damage can be realized for a general IC, including mounting on a device.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の第1の実施の形態である半導体装置の
概略図およびSEM断面写真
FIG. 1 is a schematic diagram and a SEM cross-sectional photograph of a semiconductor device according to a first embodiment of the present invention.

【図2】本発明の第1の実施の形態である半導体装置の
実装方法の概略図
FIG. 2 is a schematic view of a semiconductor device mounting method according to the first embodiment of the present invention;

【図3】本発明の第2の実施の形態である半導体装置の
概略図
FIG. 3 is a schematic diagram of a semiconductor device according to a second embodiment of the present invention;

【図4】本発明の第3の実施の形態である半導体装置の
製造方法の概略図
FIG. 4 is a schematic view of a method for manufacturing a semiconductor device according to a third embodiment of the present invention;

【図5】本発明の第4の実施の形態である半導体装置の
実装方法の概略図
FIG. 5 is a schematic view of a semiconductor device mounting method according to a fourth embodiment of the present invention;

【図6】本発明の第5の実施の形態である半導体装置の
実装方法の概略図
FIG. 6 is a schematic view of a semiconductor device mounting method according to a fifth embodiment of the present invention;

【図7】本発明の第6の実施の形態である半導体装置の
実装方法の概略図
FIG. 7 is a schematic view of a semiconductor device mounting method according to a sixth embodiment of the present invention;

【図8】本発明の第7の実施の形態である半導体装置の
製造方法の概略図
FIG. 8 is a schematic view of a method for manufacturing a semiconductor device according to a seventh embodiment of the present invention.

【図9】本発明の第7の実施の形態である半導体装置の
製造装置の概略図
FIG. 9 is a schematic diagram of a semiconductor device manufacturing apparatus according to a seventh embodiment of the present invention;

【図10】本発明の第8の実施の形態である半導体装置
の実装方法の概略図
FIG. 10 is a schematic view of a semiconductor device mounting method according to an eighth embodiment of the present invention;

【図11】本発明の第8の実施の形態である半導体装置
の実装方法の概略図
FIG. 11 is a schematic view of a semiconductor device mounting method according to an eighth embodiment of the present invention;

【図12】本発明の第9の実施の形態である半導体装置
の実装方法の概略図
FIG. 12 is a schematic view of a semiconductor device mounting method according to a ninth embodiment of the present invention;

【図13】本発明の第9の実施の形態である半導体装置
の実装方法の概略図
FIG. 13 is a schematic diagram of a semiconductor device mounting method according to a ninth embodiment of the present invention;

【図14】本発明の第10の実施の形態である半導体装
置の実装方法の概略図
FIG. 14 is a schematic view of a semiconductor device mounting method according to a tenth embodiment of the present invention;

【図15】本発明の第10の実施の形態である半導体装
置の実装方法の概略図
FIG. 15 is a schematic view of a semiconductor device mounting method according to a tenth embodiment of the present invention;

【図16】従来の半田バンプを示す概略図FIG. 16 is a schematic view showing a conventional solder bump.

【図17】従来の異方性導電膜(ACF)を用いた半導
体装置の実装方法の概略図
FIG. 17 is a schematic view of a conventional semiconductor device mounting method using an anisotropic conductive film (ACF).

【図18】従来の異方性導電膜(ACF)を用いて実装
した場合の試験結果を示すグラフ
FIG. 18 is a graph showing test results when mounting is performed using a conventional anisotropic conductive film (ACF).

【図19】従来の異方性導電膜(ACF)を用いて実装
した場合の接続部の断面図
FIG. 19 is a cross-sectional view of a connection portion when mounting is performed using a conventional anisotropic conductive film (ACF).

【符号の説明】[Explanation of symbols]

10 半導体装置 11 端子電極(パッド) 12 突起電極 13 導電性接着剤 14 回路基板 15 入出力端子電極 16 封止樹脂 17 エラストマー(弾性体) 18 導電性接着剤の塗膜 19 樹脂膜(フィルム) 20 穴 21 封止樹脂 22 保持治具 23 移送治具 24 加熱治具 24a 加熱加圧治具 25 ヒータ 26 仮止め樹脂 27 供給針 28 封止樹脂 29 吸着ステージ 30 加圧治具 DESCRIPTION OF SYMBOLS 10 Semiconductor device 11 Terminal electrode (pad) 12 Projection electrode 13 Conductive adhesive 14 Circuit board 15 I / O terminal electrode 16 Sealing resin 17 Elastomer (elastic body) 18 Coating film of conductive adhesive 19 Resin film (film) 20 Hole 21 Sealing resin 22 Holding jig 23 Transfer jig 24 Heating jig 24a Heating and pressing jig 25 Heater 26 Temporary fixing resin 27 Supply needle 28 Sealing resin 29 Suction stage 30 Pressing jig

───────────────────────────────────────────────────── フロントページの続き (72)発明者 戸村 善広 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 (72)発明者 板垣 峰広 大阪府門真市大字門真1006番地 松下電器 産業株式会社内 Fターム(参考) 5F044 LL09 LL11 QQ02 RR17 RR18 RR19 5F061 AA01 CA05 CA10 CB03  ──────────────────────────────────────────────────の Continued on the front page (72) Yoshihiro Tomura 1006 Kazuma Kadoma, Osaka Pref.Matsushita Electric Industrial Co., Ltd. F term (reference) 5F044 LL09 LL11 QQ02 RR17 RR18 RR19 5F061 AA01 CA05 CA10 CB03

Claims (30)

【特許請求の範囲】[Claims] 【請求項1】 端子電極と、前記端子電極上に設けられ
実装時につぶれる高さを有した突起電極と、前記突起電
極の先端に設けた導電性接着剤とを備えた半導体装置。
1. A semiconductor device comprising: a terminal electrode; a protruding electrode provided on the terminal electrode and having a height to be crushed during mounting; and a conductive adhesive provided on a tip of the protruding electrode.
【請求項2】 素子が存在する領域の少なくとも一部に
弾性体を設けたことを特徴とする請求項1記載の半導体
装置。
2. The semiconductor device according to claim 1, wherein an elastic body is provided in at least a part of a region where the element exists.
【請求項3】 弾性体がシリコン樹脂などの弾性を有し
た樹脂やゴムである請求項2記載の半導体装置。
3. The semiconductor device according to claim 2, wherein the elastic body is a resin or rubber having elasticity such as silicon resin.
【請求項4】 導電性接着剤の塗膜を準備する工程と、
半導体装置の端子電極上に実装時につぶれる高さを有し
た突起電極を形成する工程と、前記導電性接着剤の塗膜
に前記突起電極の先端を浸すことにより導電性接着剤を
前記突起電極の先端に転写する工程とを含む半導体装置
の製造方法。
4. A step of preparing a coating film of a conductive adhesive,
Forming a protruding electrode having a height that is crushed during mounting on a terminal electrode of the semiconductor device, and immersing a tip of the protruding electrode in a coating film of the conductive adhesive to apply a conductive adhesive to the protruding electrode. Transferring to the tip.
【請求項5】 端子電極上に実装時につぶれる高さを有
した突起電極を形成し、かつ前記突起電極の先端に導電
性接着剤を設けた半導体装置を、入出力端子電極上に少
なくとも前記入出力端子電極を覆うように樹脂膜を設け
た回路基板に実装する方法であって、 熱と荷重を併用することにより、溶融した前記樹脂膜を
貫いて、前記突起電極を前記入出力端子電極に接続する
ことを特徴とする半導体装置の実装方法。
5. A semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode and a conductive adhesive is provided at a tip of the protruding electrode, at least the input device is provided on an input / output terminal electrode. A method of mounting on a circuit board provided with a resin film so as to cover an output terminal electrode, wherein heat and a load are used in combination to penetrate the molten resin film so that the protrusion electrode is connected to the input / output terminal electrode. A method for mounting a semiconductor device, comprising connecting.
【請求項6】 端子電極上に実装時につぶれる高さを有
した突起電極を形成し、かつ前記突起電極の先端に導電
性接着剤を設けた半導体装置を、入出力端子電極上に少
なくとも前記入出力端子電極を覆うように樹脂膜を設
け、かつ前記樹脂膜の少なくとも前記突起電極の接続部
に前記入出力端子電極を露出させて穴を形成した回路基
板に実装する方法であって、 熱と荷重を併用することにより、前記突起電極を前記入
出力端子電極に接続し、溶融した前記樹脂膜にて接続部
の周囲を補強することを特徴とする半導体装置の実装方
法。
6. A semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode and a conductive adhesive is provided at a tip of the protruding electrode, at least the input device is provided on an input / output terminal electrode. A method of providing a resin film so as to cover an output terminal electrode, and mounting the resin film on a circuit board having a hole formed by exposing the input / output terminal electrode at least at a connection portion of the projecting electrode. A method of mounting a semiconductor device, comprising: connecting a projecting electrode to the input / output terminal electrode by using a load together; and reinforcing a periphery of a connecting portion with the molten resin film.
【請求項7】 端子電極上に実装時につぶれる高さを有
した突起電極を形成し、かつ前記突起電極の先端に導電
性接着剤を設けた半導体装置を、入出力端子電極と実装
領域の少なくとも一部に供給された封止樹脂とを有する
回路基板に実装する方法であって、 熱と荷重を併用することにより、前記突起電極を前記入
出力端子電極に接続し、前記封止樹脂にて接続部の周囲
を補強することを特徴とする半導体装置の実装方法。
7. A semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode, the input / output terminal electrode and at least one of a mounting area A method of mounting on a circuit board having a sealing resin partially supplied, wherein the projecting electrode is connected to the input / output terminal electrode by using both heat and a load, and the sealing resin is used. A method for mounting a semiconductor device, wherein a periphery of a connection portion is reinforced.
【請求項8】 導電性接着剤の塗膜を準備する工程と、
半導体装置の端子電極上に実装時につぶれる高さを有し
た突起電極を形成する工程と、保持治具にて前記半導体
装置を吸着保持し前記導電性接着剤の塗膜に前記突起電
極の先端を浸すことにより導電性接着剤を前記突起電極
の先端に転写する工程と、前記半導体装置を前記保持治
具から移送治具に受け渡して吸着保持させる工程と、前
記半導体装置を前記移送治具から加熱治具に受け渡して
吸着保持させ前記導電性接着剤を加熱して硬化あるいは
溶剤を飛散させる工程とを含む半導体装置の製造方法。
8. A step of preparing a coating film of a conductive adhesive,
Forming a protruding electrode having a height to be crushed during mounting on a terminal electrode of the semiconductor device; and adsorbing and holding the semiconductor device with a holding jig and applying a tip of the protruding electrode to a coating film of the conductive adhesive. Transferring the conductive adhesive to the tips of the protruding electrodes by dipping, transferring the semiconductor device from the holding jig to a transfer jig to attract and hold, and heating the semiconductor device from the transfer jig Transferring the adhesive to a jig, holding it by suction, heating the conductive adhesive, and curing or scattering the solvent.
【請求項9】 半導体装置を吸着保持して導電性接着剤
の塗膜に前記半導体装置の実装時につぶれる高さを有し
た突起電極の先端を浸し導電性接着剤を前記突起電極の
先端に転写させる保持治具と、前記半導体装置を前記保
持治具から受け取り吸着保持する移送治具と、前記半導
体装置を前記移送治具から受け取り吸着保持し前記導電
性接着剤を加熱して硬化あるいは溶剤を飛散させる加熱
治具とを備えた半導体装置の製造装置。
9. A tip of a protruding electrode having a height to be crushed when mounting the semiconductor device is immersed in a coating of a conductive adhesive by holding the semiconductor device by suction, and the conductive adhesive is transferred to a tip of the protruding electrode. A holding jig to be transferred, a transfer jig for receiving and holding the semiconductor device from the holding jig, and a transfer jig for receiving and holding the semiconductor device from the transfer jig and heating the conductive adhesive to cure or remove the solvent. An apparatus for manufacturing a semiconductor device comprising a heating jig for scattering.
【請求項10】 端子電極上に実装時につぶれる高さを
有した突起電極を形成し、かつ前記突起電極の先端に導
電性接着剤を設けた半導体装置を、入出力端子電極と実
装領域の少なくとも一部に供給された仮止め樹脂とを有
する回路基板に実装する方法であって、 荷重を作用させて前記突起電極を前記入出力端子電極に
接続させる工程と、前記導電性接着剤を硬化させる工程
と、封止樹脂を前記半導体装置と前記回路基板の間隙に
封入する工程と、前記封止樹脂を熱あるいは熱と荷重を
併用させて前記半導体装置側から硬化させる工程とを含
む半導体装置の実装方法。
10. A semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode, the input / output terminal electrode and at least a mounting area. A method of mounting on a circuit board having a temporary fixing resin supplied to a part thereof, wherein a step of applying a load to connect the projecting electrode to the input / output terminal electrode, and curing the conductive adhesive A step of encapsulating a sealing resin in a gap between the semiconductor device and the circuit board, and a step of curing the sealing resin from the semiconductor device side by using heat or a combination of heat and load. Implementation method.
【請求項11】 端子電極上に実装時につぶれる高さを
有した突起電極を形成し、かつ前記突起電極の先端に導
電性接着剤を設けた半導体装置を、入出力端子電極と実
装領域の少なくとも一部に供給された仮止め樹脂とを有
する回路基板に実装する方法であって、 荷重を作用させて前記突起電極を前記入出力端子電極に
接続させる工程と、前記導電性接着剤を硬化させる工程
と、封止樹脂を前記半導体装置と前記回路基板の間隙に
封入する工程と、前記封止樹脂を荷重は前記半導体装置
側から熱はステージから作用させて硬化させる工程とを
含む半導体装置の実装方法。
11. A semiconductor device in which a protruding electrode having a height to be crushed at the time of mounting is formed on a terminal electrode, and a conductive adhesive is provided at a tip of the protruding electrode, and at least an input / output terminal electrode and a mounting area are provided. A method of mounting on a circuit board having a temporary fixing resin supplied to a part thereof, wherein a step of applying a load to connect the projecting electrode to the input / output terminal electrode, and curing the conductive adhesive. A step of encapsulating a sealing resin in a gap between the semiconductor device and the circuit board, and a step of curing the sealing resin by applying a heat from the semiconductor device side and applying heat from the stage. Implementation method.
【請求項12】 端子電極上に実装時につぶれる高さを
有した突起電極を形成し、前記突起電極の先端に導電性
接着剤を設け、かつ実装領域の少なくとも一部に供給さ
れた仮止め樹脂を有した半導体装置を、入出力端子電極
を有する回路基板に実装する方法であって、 荷重を作用させて前記突起電極を前記入出力端子電極に
接続させる工程と、前記導電性接着剤を硬化させる工程
と、封止樹脂を前記半導体装置と前記回路基板の間隙に
封入する工程と、前記封止樹脂を荷重は前記半導体装置
側から熱はステージから作用させて硬化させる工程とを
含む半導体装置の実装方法。
12. A temporary fixing resin formed on a terminal electrode, a protruding electrode having a height to be crushed at the time of mounting, a conductive adhesive provided on a tip of the protruding electrode, and supplied to at least a part of a mounting area. A method of mounting a semiconductor device having an input / output terminal electrode on a circuit board having an input / output terminal electrode, the method comprising: applying a load to connect the projecting electrode to the input / output terminal electrode; and curing the conductive adhesive. A semiconductor device including: a step of encapsulating a sealing resin in a gap between the semiconductor device and the circuit board; and a step of curing the sealing resin by applying a load from the semiconductor device and applying heat from a stage. How to implement.
【請求項13】 突起電極の先端が尖っていることを特
徴とする請求項1または請求項2または請求項3記載の
半導体装置。
13. The semiconductor device according to claim 1, wherein the tip of the protruding electrode is sharp.
【請求項14】 突起電極の先端が尖っていることを特
徴とする請求項4または請求項8記載の半導体装置の製
造方法。
14. The method of manufacturing a semiconductor device according to claim 4, wherein the protruding electrode has a sharp tip.
【請求項15】 突起電極の先端が尖っていることを特
徴とする請求項5または請求項6または請求項7または
請求項10または請求項11または請求項12記載の半
導体装置の実装方法。
15. The method of mounting a semiconductor device according to claim 5, wherein a tip of the protruding electrode is sharp.
【請求項16】 突起電極の先端が尖っていることを特
徴とする請求項9記載の半導体装置の製造装置。
16. The apparatus according to claim 9, wherein the protruding electrode has a sharp tip.
【請求項17】 導電性接着剤の導電性フィラーは、A
g、Pd、Ni、Au、Cu、C、Pt、Feのうち少
なくとも1つを含んでいることを特徴とする請求項1ま
たは請求項2または請求項3記載の半導体装置。
17. The conductive filler of the conductive adhesive comprises A
The semiconductor device according to claim 1, wherein the semiconductor device contains at least one of g, Pd, Ni, Au, Cu, C, Pt, and Fe.
【請求項18】 導電性接着剤の導電性フィラーは、A
g、Pd、Ni、Au、Cu、C、Pt、Feのうち少
なくとも1つを含んでいることを特徴とする請求項4ま
たは請求項8記載の半導体装置の製造方法。
18. The conductive filler of the conductive adhesive comprises A
9. The method for manufacturing a semiconductor device according to claim 4, wherein the method includes at least one of g, Pd, Ni, Au, Cu, C, Pt, and Fe.
【請求項19】 導電性接着剤の導電性フィラーは、A
g、Pd、Ni、Au、Cu、C、Pt、Feのうち少
なくとも1つを含んでいることを特徴とする請求項5ま
たは請求項6または請求項7または請求項10または請
求項11または請求項12記載の半導体装置の実装方
法。
19. The conductive filler of the conductive adhesive comprises A
12. The semiconductor device according to claim 10, wherein the material contains at least one of g, Pd, Ni, Au, Cu, C, Pt, and Fe. Item 13. A method for mounting a semiconductor device according to item 12.
【請求項20】 導電性接着剤の導電性フィラーは、A
g、Pd、Ni、Au、Cu、C、Pt、Feのうち少
なくとも1つを含んでいることを特徴とする請求項9記
載の半導体装置の製造装置。
20. The conductive filler of the conductive adhesive comprises A
10. The apparatus for manufacturing a semiconductor device according to claim 9, comprising at least one of g, Pd, Ni, Au, Cu, C, Pt, and Fe.
【請求項21】 樹脂膜は、エポキシ系樹脂を主成分と
して含み、無機物の粒子を含むことを特徴とする請求項
5または請求項6記載の半導体装置の実装方法。
21. The method according to claim 5, wherein the resin film contains an epoxy-based resin as a main component and contains inorganic particles.
【請求項22】 樹脂膜は、エポキシ系樹脂を主成分と
して含み、導電性フィラーとしてAg、Pd、Ni、A
u、Cu、C、Pt、Feのうち少なくとも1つを含ん
でいることを特徴とする請求項5または請求項6記載の
半導体装置の実装方法。
22. A resin film containing an epoxy-based resin as a main component and Ag, Pd, Ni, A as a conductive filler.
7. The method according to claim 5, wherein at least one of u, Cu, C, Pt, and Fe is included.
【請求項23】 突起電極は、Au、Sn、Ag、P
b、Bi、Cu、Zn、Sb、Pd、C、Pt、In、
Ni、Fe、Crのうち少なくとも1つを含んでいるこ
とを特徴とする請求項1または請求項2または請求項3
記載の半導体装置。
23. The projection electrode is made of Au, Sn, Ag, P
b, Bi, Cu, Zn, Sb, Pd, C, Pt, In,
4. The method according to claim 1, wherein at least one of Ni, Fe, and Cr is contained.
13. The semiconductor device according to claim 1.
【請求項24】 突起電極は、Au、Sn、Ag、P
b、Bi、Cu、Zn、Sb、Pd、C、Pt、In、
Ni、Fe、Crのうち少なくとも1つを含んでいるこ
とを特徴とする請求項4または請求項8記載の半導体装
置の製造方法。
24. The protruding electrode is made of Au, Sn, Ag, P
b, Bi, Cu, Zn, Sb, Pd, C, Pt, In,
9. The method for manufacturing a semiconductor device according to claim 4, wherein the method includes at least one of Ni, Fe, and Cr.
【請求項25】 突起電極は、Au、Sn、Ag、P
b、Bi、Cu、Zn、Sb、Pd、C、Pt、In、
Ni、Fe、Crのうち少なくとも1つを含んでいるこ
とを特徴とする請求項5または請求項6または請求項7
または請求項10または請求項11または請求項12記
載の半導体装置の実装方法。
25. The projection electrode is made of Au, Sn, Ag, P
b, Bi, Cu, Zn, Sb, Pd, C, Pt, In,
8. The method according to claim 5, wherein at least one of Ni, Fe, and Cr is contained.
13. The method for mounting a semiconductor device according to claim 10 or claim 11.
【請求項26】 突起電極は、Au、Sn、Ag、P
b、Bi、Cu、Zn、Sb、Pd、C、Pt、In、
Ni、Fe、Crのうち少なくとも1つを含んでいるこ
とを特徴とする請求項9記載の半導体装置の製造装置。
26. The projection electrode is made of Au, Sn, Ag, P
b, Bi, Cu, Zn, Sb, Pd, C, Pt, In,
10. The apparatus for manufacturing a semiconductor device according to claim 9, comprising at least one of Ni, Fe, and Cr.
【請求項27】 封止樹脂は、エポキシ系樹脂であり、
無機物の粒子を含むことを特徴とする請求項7または請
求項10または請求項11または請求項12記載の半導
体装置の実装方法。
27. The sealing resin is an epoxy resin,
13. The method of mounting a semiconductor device according to claim 7, comprising inorganic particles.
【請求項28】 封止樹脂は、エポキシ系樹脂であり、
導電性フィラーとしてAg、Pd、Ni、Au、Cu、
C、Pt、Feのうち少なくとも1つを含んでいること
を特徴とする請求項7または請求項10または請求項1
1または請求項12記載の半導体装置の実装方法。
28. The sealing resin is an epoxy resin,
Ag, Pd, Ni, Au, Cu, as conductive filler
11. The method according to claim 7, wherein at least one of C, Pt, and Fe is contained.
The method for mounting a semiconductor device according to claim 1.
【請求項29】 樹脂膜の穴は、レーザーにて開けるこ
とを特徴とする請求項6記載の半導体装置の実装方法。
29. The method according to claim 6, wherein the hole in the resin film is formed by a laser.
【請求項30】 樹脂膜の穴は、紫外線で露光して開け
ることを特徴とする請求項6記載の半導体装置の実装方
法。
30. The method according to claim 6, wherein the holes in the resin film are opened by exposing with ultraviolet light.
JP2000335985A 2000-11-02 2000-11-02 Semiconductor device, method and apparatus for manufacturing the same as well as method for mounting semiconductor device Pending JP2002141370A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000335985A JP2002141370A (en) 2000-11-02 2000-11-02 Semiconductor device, method and apparatus for manufacturing the same as well as method for mounting semiconductor device

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000335985A JP2002141370A (en) 2000-11-02 2000-11-02 Semiconductor device, method and apparatus for manufacturing the same as well as method for mounting semiconductor device

Publications (1)

Publication Number Publication Date
JP2002141370A true JP2002141370A (en) 2002-05-17

Family

ID=18811638

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000335985A Pending JP2002141370A (en) 2000-11-02 2000-11-02 Semiconductor device, method and apparatus for manufacturing the same as well as method for mounting semiconductor device

Country Status (1)

Country Link
JP (1) JP2002141370A (en)

Cited By (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008021902A (en) * 2006-07-14 2008-01-31 Denso Corp Semiconductor device, and its manufacturing method
JP2014107565A (en) * 2012-11-27 2014-06-09 Samsung Electro-Mechanics Co Ltd Insulating layer conduction method
WO2015002921A1 (en) * 2013-07-03 2015-01-08 Harris Corporation Method for manufacturing an electronic device by connecting an integrated circuit to a substrate using a liquid crystal polymer layer with openings and a corresponding device

Cited By (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2008021902A (en) * 2006-07-14 2008-01-31 Denso Corp Semiconductor device, and its manufacturing method
JP2014107565A (en) * 2012-11-27 2014-06-09 Samsung Electro-Mechanics Co Ltd Insulating layer conduction method
WO2015002921A1 (en) * 2013-07-03 2015-01-08 Harris Corporation Method for manufacturing an electronic device by connecting an integrated circuit to a substrate using a liquid crystal polymer layer with openings and a corresponding device
US9293438B2 (en) 2013-07-03 2016-03-22 Harris Corporation Method for making electronic device with cover layer with openings and related devices
US9681543B2 (en) 2013-07-03 2017-06-13 Harris Corporation Method for making electronic device with cover layer with openings and related devices

Similar Documents

Publication Publication Date Title
JP3329276B2 (en) Interconnect structure with conductive adhesive
JP2662190B2 (en) Electronic element assembly and rework method
JP3150347B2 (en) Method and apparatus for mounting electronic components on circuit board
US20060055032A1 (en) Packaging with metal studs formed on solder pads
JPH1070362A (en) Method and structure for coupling board
KR100424382B1 (en) Semiconductor device having heat spreader attached thereto and method of manufacturing the same
JP3450236B2 (en) Semiconductor device and manufacturing method thereof
JP3622435B2 (en) Semiconductor device and manufacturing method thereof
JP2007208082A (en) Method of manufacturing semiconductor device
JP2004507089A (en) Highly reliable non-conductive adhesive for non-solder flip chip bonding and flip chip bonding method using the same
JP3451987B2 (en) Functional element, substrate for mounting functional element, and method of connecting them
KR20030090481A (en) Method For Bonding IC Chips To Substrates With Non-Conductive Adhesive and Assemblies Formed
US7466030B2 (en) Semiconductor device and fabrication process thereof
KR20020044577A (en) Advanced flip-chip join package
US20010025874A1 (en) Method of forming solder bumps, method of mounting flip chips, and a mounting structure
JPS616833A (en) Manufacture of material to be loaded
JPH1126922A (en) Method for mounting chip
JP2002009108A (en) Semiconductor device, its manufacturing method, circuit board and electronic equipment
JP2003046096A (en) Semiconductor module and method of manufacturing the same, circuit board, and semiconductor device
JPH0266953A (en) Mounting structure of semiconductor element and manufacture thereof
JP2002141370A (en) Semiconductor device, method and apparatus for manufacturing the same as well as method for mounting semiconductor device
JP2003086626A (en) Electronic component and manufacturing method thereof, and packaged body and packaging method for electronic component
JP2001217281A (en) Semiconductor device and its manufacturing method
JP2002026071A (en) Semiconductor device and its manufacturing method, circuit board, and electronic equipment
JP3423727B2 (en) Flip chip bonding method