JP2001273192A - マイクロプロセッサを有するディジタル・システム及びそのディジタル・システムを動作させる方法 - Google Patents

マイクロプロセッサを有するディジタル・システム及びそのディジタル・システムを動作させる方法

Info

Publication number
JP2001273192A
JP2001273192A JP2001039895A JP2001039895A JP2001273192A JP 2001273192 A JP2001273192 A JP 2001273192A JP 2001039895 A JP2001039895 A JP 2001039895A JP 2001039895 A JP2001039895 A JP 2001039895A JP 2001273192 A JP2001273192 A JP 2001273192A
Authority
JP
Japan
Prior art keywords
cache
memory
address
data
level
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
JP2001039895A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001273192A5 (enExample
Inventor
Steven D Krueger
ディ、クリューガー スチーブン
David Comisky
コミスキイ デビッド
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Texas Instruments Inc
Original Assignee
Texas Instruments Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Priority claimed from US09/702,477 external-priority patent/US6629187B1/en
Application filed by Texas Instruments Inc filed Critical Texas Instruments Inc
Publication of JP2001273192A publication Critical patent/JP2001273192A/ja
Publication of JP2001273192A5 publication Critical patent/JP2001273192A5/ja
Abandoned legal-status Critical Current

Links

Landscapes

  • Memory System (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
JP2001039895A 2000-02-18 2001-02-16 マイクロプロセッサを有するディジタル・システム及びそのディジタル・システムを動作させる方法 Abandoned JP2001273192A (ja)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US18341800P 2000-02-18 2000-02-18
US09/702,477 US6629187B1 (en) 2000-02-18 2000-10-31 Cache memory controlled by system address properties
US702477 2000-10-31
US183418 2002-06-28

Publications (2)

Publication Number Publication Date
JP2001273192A true JP2001273192A (ja) 2001-10-05
JP2001273192A5 JP2001273192A5 (enExample) 2008-04-03

Family

ID=26879107

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001039895A Abandoned JP2001273192A (ja) 2000-02-18 2001-02-16 マイクロプロセッサを有するディジタル・システム及びそのディジタル・システムを動作させる方法

Country Status (1)

Country Link
JP (1) JP2001273192A (enExample)

Similar Documents

Publication Publication Date Title
US6775750B2 (en) System protection map
CN109558168B (zh) 低等待时间加速器
US6769052B2 (en) Cache with selective write allocation
EP1182559B1 (en) Improved microprocessor
US6760829B2 (en) MMU descriptor having big/little endian bit to control the transfer data between devices
US5809524A (en) Method and apparatus for cache memory replacement line identification
US8037281B2 (en) Miss-under-miss processing and cache flushing
US6754781B2 (en) Cache with DMA and dirty bits
US12314187B2 (en) Software-hardware memory management modes
WO2021061466A1 (en) Memory management unit, address translation method, and processor
US6968400B2 (en) Local memory with indicator bits to support concurrent DMA and CPU access
US7712098B2 (en) Data transfer controlled by task attributes
US6629187B1 (en) Cache memory controlled by system address properties
CN111164581A (zh) 用于修补页的系统、方法和装置
CN105027137B (zh) 用于针对增强型安全检查的页走查扩展的装置和方法
CN104937568A (zh) 用于多页尺寸转换后备缓冲器(tlb)的装置和方法
US6772326B2 (en) Interruptible and re-entrant cache clean range instruction
CN113849262A (zh) 用于无需复制而在虚拟机之间移动数据的技术
US6766421B2 (en) Fast hardware looping mechanism for cache cleaning and flushing of cache entries corresponding to a qualifier field
JP2000339221A (ja) 変換装置のエントリを無効化するシステム及び方法
US8108621B2 (en) Data cache with modified bit array
CN114303135B (zh) 促进基于处理器的设备中的页表条目(pte)维护
EP4070188B1 (en) Providing explicit memory obsolescence in processor-based devices
JPH07282023A (ja) データ転送量可変プロセッサ及びそれを用いたシステム
US12326819B1 (en) Renaming context identifiers in a processor

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20080218

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20080218

A762 Written abandonment of application

Free format text: JAPANESE INTERMEDIATE CODE: A762

Effective date: 20090911