JP2001273165A - 中央処理装置の挙動モデルの細粒度妥当性を検証するための方法および装置 - Google Patents

中央処理装置の挙動モデルの細粒度妥当性を検証するための方法および装置

Info

Publication number
JP2001273165A
JP2001273165A JP2001031392A JP2001031392A JP2001273165A JP 2001273165 A JP2001273165 A JP 2001273165A JP 2001031392 A JP2001031392 A JP 2001031392A JP 2001031392 A JP2001031392 A JP 2001031392A JP 2001273165 A JP2001273165 A JP 2001273165A
Authority
JP
Japan
Prior art keywords
microinstruction
microcode
instruction
microinstructions
emulated
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Withdrawn
Application number
JP2001031392A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001273165A5 (enExample
Inventor
Petsinger Jeremy
ジェレミィ・ペトシンガー
Kevin David Safford
ケビン・デイビッド・サフォード
P Burumeru Carl
カール・ピー・ブルメル
Russell C Brockmann
ラッセル・シー・ブロックマン
A Long Bruce
ブルース・エイ・ロング
Patrick Knebel
パトリック・クネベル
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
HP Inc
Original Assignee
Hewlett Packard Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hewlett Packard Co filed Critical Hewlett Packard Co
Publication of JP2001273165A publication Critical patent/JP2001273165A/ja
Publication of JP2001273165A5 publication Critical patent/JP2001273165A5/ja
Withdrawn legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G06F11/26—Functional testing
    • G06F11/261—Functional testing by simulating additional hardware, e.g. fault simulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • General Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Quality & Reliability (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Debugging And Monitoring (AREA)
JP2001031392A 2000-02-18 2001-02-07 中央処理装置の挙動モデルの細粒度妥当性を検証するための方法および装置 Withdrawn JP2001273165A (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/502366 2000-02-18
US09/502,366 US6625759B1 (en) 2000-02-18 2000-02-18 Method and apparatus for verifying the fine-grained correctness of a behavioral model of a central processor unit

Publications (2)

Publication Number Publication Date
JP2001273165A true JP2001273165A (ja) 2001-10-05
JP2001273165A5 JP2001273165A5 (enExample) 2005-07-21

Family

ID=23997483

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2001031392A Withdrawn JP2001273165A (ja) 2000-02-18 2001-02-07 中央処理装置の挙動モデルの細粒度妥当性を検証するための方法および装置

Country Status (2)

Country Link
US (2) US6625759B1 (enExample)
JP (1) JP2001273165A (enExample)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4766540B2 (ja) * 2002-11-04 2011-09-07 インターナショナル・ビジネス・マシーンズ・コーポレーション プログラムコード変換の検証を実行するための方法および装置

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7162612B2 (en) * 2000-08-16 2007-01-09 Ip-First, Llc Mechanism in a microprocessor for executing native instructions directly from memory
EP1191443A3 (en) * 2000-09-22 2004-03-03 International Business Machines Corporation Method and system for testing a processor
US20040078674A1 (en) * 2001-04-04 2004-04-22 Bops, Inc. Methods and apparatus for generating functional test programs by traversing a finite state model of an instruction set architecture
GB0127551D0 (en) * 2001-11-16 2002-01-09 Abb Ab Analysing events
US7505872B2 (en) * 2002-09-11 2009-03-17 International Business Machines Corporation Methods and apparatus for impact analysis and problem determination
US7447621B1 (en) * 2003-09-29 2008-11-04 Sun Microsystems, Inc. PLI-less co-simulation of ISS-based verification systems in hardware simulators
US7606695B1 (en) * 2003-09-30 2009-10-20 Sun Microsystems, Inc. Self-checking simulations using dynamic data loading
US7613950B2 (en) * 2004-02-27 2009-11-03 Hewlett-Packard Development Company, L.P. Detecting floating point hardware failures
US20050262399A1 (en) * 2004-05-05 2005-11-24 Brown Adam C Aggregating and prioritizing failure signatures by a parsing program
US7373550B2 (en) * 2005-02-03 2008-05-13 Arm Limited Generation of a computer program to test for correct operation of a data processing apparatus
US8983823B1 (en) 2005-12-29 2015-03-17 The Mathworks, Inc. Verification harness for automatically generating a text-based representation of a graphical model
US9317628B1 (en) 2005-12-29 2016-04-19 The Mathworks, Inc. Automatic comparison and performance analysis between different implementations
US8041554B1 (en) * 2007-06-06 2011-10-18 Rockwell Collins, Inc. Method and system for the development of high-assurance microcode
US7908518B2 (en) * 2008-02-08 2011-03-15 International Business Machines Corporation Method, system and computer program product for failure analysis implementing automated comparison of multiple reference models
US8423968B2 (en) * 2008-02-11 2013-04-16 International Business Machines Corporation Template-based vertical microcode instruction trace generation
US8046639B1 (en) * 2010-07-29 2011-10-25 Oracle International Corporation Cycle accurate fault log modeling for a digital system
US20120079248A1 (en) * 2010-09-24 2012-03-29 Combs Jonathan D Aliased Parameter Passing Between Microcode Callers and Microcode Subroutines
US9582410B2 (en) * 2010-10-27 2017-02-28 International Business Machines Corporation Testing software on a computer system
US10177915B2 (en) * 2013-03-15 2019-01-08 Ologn Technologies Ag Systems, methods and apparatuses for device attestation based on speed of computation
US9329865B2 (en) 2013-06-11 2016-05-03 Intel Corporation Context control and parameter passing within microcode based instruction routines
EP3493051A1 (en) * 2017-11-30 2019-06-05 The MathWorks, Inc. System and methods for evaluating compliance of implementation code with a software architecture specification
DE102018003142A1 (de) 2017-12-13 2019-06-13 The Mathworks, Inc. Automatische Einstellung von Multitasking-Konfigurationen für ein Codeprüfsystem
US11120185B2 (en) * 2018-11-29 2021-09-14 International Business Machines Corporation Hardware incremental model checking verification

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06105432B2 (ja) * 1989-06-01 1994-12-21 三菱電機株式会社 マイクロプロセッサ
US5438673A (en) * 1990-08-17 1995-08-01 Cray Research, Inc. Automatic interface for CPU real machine and logic simulator diagnostics
JPH05257710A (ja) * 1991-08-12 1993-10-08 Advanced Micro Devicds Inc 内部実行パラメータを与えるためのシステムおよびプロセッサによって実行されるべき命令を検証するための配列
US5452437A (en) * 1991-11-18 1995-09-19 Motorola, Inc. Methods of debugging multiprocessor system
US5845064A (en) * 1995-09-11 1998-12-01 Digital Equipment Corporation Method for testing and verification of a CPU using a reference model
US5859962A (en) * 1995-12-21 1999-01-12 Ncr Corporation Automated verification of digital design
US5923567A (en) * 1996-04-10 1999-07-13 Altera Corporation Method and device for test vector analysis
US5860017A (en) 1996-06-28 1999-01-12 Intel Corporation Processor and method for speculatively executing instructions from multiple instruction streams indicated by a branch instruction
US5859999A (en) 1996-10-03 1999-01-12 Idea Corporation System for restoring predicate registers via a mask having at least a single bit corresponding to a plurality of registers
US5892897A (en) * 1997-02-05 1999-04-06 Motorola, Inc. Method and apparatus for microprocessor debugging
KR100492007B1 (ko) * 1997-12-30 2005-08-29 매그나칩 반도체 유한회사 내부상태궤적비교에의한칩검증방법
US6332201B1 (en) * 1999-03-23 2001-12-18 Hewlett-Packard Company Test results checking via predictive-reactive emulation
US6643800B1 (en) * 2000-02-02 2003-11-04 Hewlett-Packard Development Company, L.P. Method and apparatus for testing microarchitectural features by using tests written in microcode

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4766540B2 (ja) * 2002-11-04 2011-09-07 インターナショナル・ビジネス・マシーンズ・コーポレーション プログラムコード変換の検証を実行するための方法および装置

Also Published As

Publication number Publication date
US20040039966A1 (en) 2004-02-26
US6625759B1 (en) 2003-09-23
US7139936B2 (en) 2006-11-21

Similar Documents

Publication Publication Date Title
US6625759B1 (en) Method and apparatus for verifying the fine-grained correctness of a behavioral model of a central processor unit
EP1277116B1 (en) Enhanced programmable core model with integrated graphical debugging functionality
US6631463B1 (en) Method and apparatus for patching problematic instructions in a microprocessor using software interrupts
CN117094269B (zh) 一种验证方法、装置、电子设备及可读存储介质
US20060155525A1 (en) System and method for improved software simulation using a plurality of simulator checkpoints
Greve Symbolic simulation of the JEM1 microprocessor
US20110087861A1 (en) System for High-Efficiency Post-Silicon Verification of a Processor
US10936474B2 (en) Software test program generation
US7523029B2 (en) Logic verification and logic cone extraction technique
US20070005323A1 (en) System and method of automating the addition of programmable breakpoint hardware to design models
US8453082B2 (en) Soft error verification in hardware designs
US6847927B2 (en) Efficient array tracing in a logic simulator machine
US20070005322A1 (en) System and method for complex programmable breakpoints using a switching network
US20050076282A1 (en) System and method for testing a circuit design
Chang et al. A biased random instruction generation environment for architectural verification of pipelined processors
US7454726B2 (en) Technique for generating input stimulus to cover properties not covered in random simulation
US20240061984A1 (en) A method for an automatic design and verification of a processor's programming and verification tools
Eklow et al. Simulation based system level fault insertion using co-verification tools
JP2828590B2 (ja) マイクロプログラム検証方法
US6829572B2 (en) Method and system for efficiently overriding array net values in a logic simulator machine
CN116450430A (zh) 处理器的验证方法、验证系统以及存储介质
Alizadeh et al. Pipelined microprocessors optimization and debugging
US20250363275A1 (en) Computer-Implemented Methods of Verifying a Processor Design Under Test, and Related Systems
EP4575876A1 (en) A method for an automatic design and verification of a processor's programming and simulation tools
CN120180988A (zh) 一种用于处理器编程和仿真工具的自动设计和验证的方法

Legal Events

Date Code Title Description
A521 Written amendment

Free format text: JAPANESE INTERMEDIATE CODE: A523

Effective date: 20041202

A621 Written request for application examination

Free format text: JAPANESE INTERMEDIATE CODE: A621

Effective date: 20041202

A761 Written withdrawal of application

Free format text: JAPANESE INTERMEDIATE CODE: A761

Effective date: 20061017