JP2001230508A - Via hole of strip line structure and its manufacturing method - Google Patents

Via hole of strip line structure and its manufacturing method

Info

Publication number
JP2001230508A
JP2001230508A JP2000042314A JP2000042314A JP2001230508A JP 2001230508 A JP2001230508 A JP 2001230508A JP 2000042314 A JP2000042314 A JP 2000042314A JP 2000042314 A JP2000042314 A JP 2000042314A JP 2001230508 A JP2001230508 A JP 2001230508A
Authority
JP
Japan
Prior art keywords
hole
via hole
printed wiring
wiring board
pattern
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP2000042314A
Other languages
Japanese (ja)
Inventor
Hitoshi Kudo
整 工藤
Masahide Oikawa
雅英 及川
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Nippon Avionics Co Ltd
Original Assignee
Nippon Avionics Co Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Nippon Avionics Co Ltd filed Critical Nippon Avionics Co Ltd
Priority to JP2000042314A priority Critical patent/JP2001230508A/en
Publication of JP2001230508A publication Critical patent/JP2001230508A/en
Pending legal-status Critical Current

Links

Abstract

PROBLEM TO BE SOLVED: To provide a printed wiring board via hole structure which is suitable for high precision matching of characteristic impedance. SOLUTION: In a via hole of a printed wiring board, where a conductor pattern is connected from a surface to the back, the via hole of a strip line structure is formed where a pattern having the same width as a surface layer pattern of the printed wiring board is formed, so as to be continuous with the surface layer pattern along a wall surface of a cylindrical through-hole. The strip line is formed in a spiral shape along the wall surface of the cylindrical through-hole.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明はプリント配線板のバ
イアホールに係り、ストリップライン構造を持ったバイ
アホールに関するものである。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a via hole in a printed wiring board, and more particularly to a via hole having a strip line structure.

【0002】[0002]

【従来の技術】プリント配線板は、電子部品の固定と該
電子部品端子間の配線を担う電子機器にとって重要な基
幹部品である。プリント配線板が実用化される前は、金
属シャーシに電子部品を取り付け、各端子間を銅線のは
んだ付けで接続していた。プリント配線板が実用されて
からも、初期のころは片面板や、両面板でもスルーホー
ルめっきのないものが使用されていた。現在では、両面
スルーホール基板は勿論のこと数十層に及ぶ高多層板も
製造できるようになり、電子装置からのプリント配線板
に対する電気的機械的各種要求をほぼ満足するようにな
ってきている。例えば、高周波回路や高速ディジタル回
路に対しては、要求の特性インピーダンスに整合する信
号線を形成することも精度良くできるようになってき
た。
2. Description of the Related Art Printed wiring boards are important basic components for electronic devices that fix electronic components and provide wiring between the electronic component terminals. Before printed wiring boards were put to practical use, electronic components were mounted on a metal chassis, and terminals were connected by soldering copper wires. Even in the early days of printed wiring boards, single-sided and double-sided boards without through-hole plating were used in the early days. At present, not only a double-sided through-hole board but also a high multilayer board having several tens of layers can be manufactured, and it has almost satisfied various electrical and mechanical requirements for printed wiring boards from electronic devices. . For example, for a high-frequency circuit or a high-speed digital circuit, it has become possible to accurately form a signal line matching a required characteristic impedance.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、特性イ
ンピーダンスの整合には、ライン幅、ライン厚、ライン
とグランドの距離、ラインとグランド間に介在する絶縁
体の誘電率がすべて均一であることが理想であり、信号
線を従来の円筒状スルーホールで層間接続するバイアホ
ールの構造は、前記特性インピーダンス整合に不利に働
いてしまう。本発明は、上記課題を解決するためになさ
れたもので、特性インピーダンスの高精度整合に都合が
良いプリント配線板バイアホール構造を提供することを
目的とする。
However, for matching characteristic impedance, it is ideal that the line width, the line thickness, the distance between the line and the ground, and the dielectric constant of the insulator interposed between the line and the ground are all uniform. In addition, the structure of the via hole that connects the signal line between the layers by the conventional cylindrical through hole works disadvantageously in the characteristic impedance matching. The present invention has been made to solve the above problems, and has as its object to provide a printed wiring board via hole structure that is convenient for high-precision matching of characteristic impedance.

【0004】[0004]

【課題を解決するための手段】請求項1のストリップラ
イン構造のバイアホールは、表面から裏面に導体パター
ンを接続するプリント配線板のバイアホールにおいて、
円筒状スルーホールの壁面に沿ってプリント配線板の表
層パターンと同幅のパターンを、表層パターンに連続す
るように形成したことを特徴とする。
According to the first aspect of the present invention, there is provided a via hole of a printed wiring board for connecting a conductor pattern from a front surface to a rear surface, the via hole having a strip line structure.
A pattern having the same width as the surface layer pattern of the printed wiring board is formed along the wall surface of the cylindrical through hole so as to be continuous with the surface layer pattern.

【0005】請求項1のストリップライン構造のバイア
ホールによれば、表面と裏面を接続するパターンが表層
パターンと同幅で連続的であるので、該パターンの特性
インピーダンスが高精度に実現し、プリント配線板の信
号線に対する高い要求に応えることができる。
According to the strip hole structure of the first aspect, since the pattern connecting the front surface and the back surface is continuous with the same width as the surface layer pattern, the characteristic impedance of the pattern can be realized with high precision, and It is possible to meet a high demand for a signal line of a wiring board.

【0006】請求項2のストリップライン構造のバイア
ホールは、スルーホールの円筒状壁面に沿って螺旋状に
導体パターンを形成したことを特徴とする。
According to a second aspect of the present invention, in the via hole having the strip line structure, a conductor pattern is formed in a spiral shape along the cylindrical wall surface of the through hole.

【0007】請求項2のストリップライン構造のバイア
ホールによれば、表層パターンからバイアホールのパタ
ーンにつながるパターン屈曲部がなだらかであるので、
より高精度の特性インピーダンス信号線が実現できる。
According to the via hole having the strip line structure according to the second aspect, since the pattern bent portion from the surface layer pattern to the via hole pattern is gentle,
A more accurate characteristic impedance signal line can be realized.

【0008】請求項3のストリップライン構造のバイア
ホール製造方法は、表面から裏面に導体パターンを接続
するプリント配線板のバイアホール製造方法において、
積層板のバイアホール該当個所に下穴をドリルした後タ
ッピングツールにより前記下穴に螺旋状の溝を切削し、
該穴壁および基材両面に無電解銅めっきおよび電解銅め
っきを施し、スルーホール内に樹脂充填乾燥硬化後基材
両面を研摩洗浄し、基材表裏にレジスト処理を行なって
表層導体パターンを形成し、前記樹脂充填のスルーホー
ルを拡大穴あけすることで前記螺旋状溝部のめっき銅を
スルーホール内に残すことを特徴とする。
According to a third aspect of the present invention, there is provided a method of manufacturing a via hole of a printed wiring board, wherein a conductive pattern is connected from a front surface to a rear surface.
After drilling a pilot hole at the corresponding via hole in the laminate, cut a spiral groove in the pilot hole with a tapping tool,
Electroless copper plating and electrolytic copper plating are applied to the hole walls and both surfaces of the substrate, and the through-hole is filled with a resin, dried and cured, and then the both surfaces of the substrate are polished and cleaned. Further, the plated copper in the spiral groove portion is left in the through hole by forming an enlarged hole in the through hole filled with the resin.

【0009】請求項3のストリップライン構造のバイア
ホール製造方法によれば、プリント配線板のスルーホー
ル部に螺旋状ストリップラインの導体パターンを形成す
ることができるので、表層導体パターンに連続したパタ
ーン形状が得られる。
According to the method for manufacturing a via hole having a strip line structure according to the third aspect, a spiral strip line conductor pattern can be formed in a through hole portion of a printed wiring board. Is obtained.

【0010】請求項4のストリップライン構造のバイア
ホール製造方法は、表面から裏面に導体パターンを接続
するプリント配線板のバイアホール製造方法において、
従来のスルーホールプリント配線板を製造後、スルーホ
ール内の余分な銅をレーザにより除去することを特徴と
する。
According to a fourth aspect of the present invention, there is provided a method of manufacturing a via hole of a printed wiring board for connecting a conductive pattern from a front surface to a rear surface.
After manufacturing a conventional through-hole printed wiring board, excess copper in the through-hole is removed by a laser.

【0011】請求項4のストリップライン構造のバイア
ホール製造方法によれば、プリント配線板のスルーホー
ル部に円筒状でなく帯状の導体パターンを形成すること
ができるので、表層パターン幅に合わせて連続したパタ
ーン形状が得られる。
According to the method for manufacturing a via hole having a strip line structure according to the fourth aspect, a conductive pattern having a band shape, not a cylindrical shape, can be formed in a through hole portion of a printed wiring board. The obtained pattern shape is obtained.

【0012】[0012]

【発明の実施の形態】以下、本発明のストリップライン
構造を持ったバイアホールにつき図に基づいて詳細に説
明する。図1は本発明の一実施形態のバイアホール構造
を上面よりスルーホール内を見た導体の俯瞰模式図で示
す。図1において、1はプリント配線板スルーホール上
面穴縁、2は該スルーホール下面穴縁、3は上面導体パ
ターン、4は下面導体パターン、5はスルーホール内導
体パターンを示す。前記3種類の導体パターン幅は略同
一で、かつ一本に連続するよう形成されている。また、
1ヶ所のスルーホールに複数本の導体パターンを通すこ
とも可能で、図2は1ヶ所のスルーホールに4本の導体
パターンを通した例である。
DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENTS A via hole having a strip line structure according to the present invention will be described below in detail with reference to the drawings. FIG. 1 is a schematic overhead view of a conductor when the inside of a through-hole is viewed from the top surface of a via-hole structure according to an embodiment of the present invention. In FIG. 1, reference numeral 1 denotes an upper hole edge of a printed wiring board through hole, 2 denotes a lower hole edge of the through hole, 3 denotes an upper conductor pattern, 4 denotes a lower conductor pattern, and 5 denotes a conductor pattern in the through hole. The three types of conductor pattern widths are substantially the same and are formed so as to be continuous. Also,
A plurality of conductor patterns can be passed through one through hole, and FIG. 2 shows an example in which four conductor patterns are passed through one through hole.

【0013】プリント配線板の基材材質は加工性を考慮
してガラス繊維を含まない樹脂が適当である。樹脂の種
類は一般のプリント配線板に使用する樹脂であれば何で
あっても良い。例えば、エポキシ樹脂、ポリイミド樹
脂、テフロン樹脂などが一般的で、必要な誘電率によっ
て選定する。
The material of the substrate of the printed wiring board is suitably a resin containing no glass fiber in consideration of workability. The resin may be any resin as long as it is a resin used for a general printed wiring board. For example, an epoxy resin, a polyimide resin, a Teflon resin, or the like is generally used, and is selected according to a necessary dielectric constant.

【0014】バイアホールの加工に先立ち、該バイアホ
ールの場所に該当する個所にクリアランスを設けたグラ
ンドパターンを内層として、前記樹脂を用いて積層板を
製造する。該積層板の製造方法については通常のプリン
ト配線板の製造方法と変らないので詳述は避ける。た
だ、前記のとおりガラス繊維を含まない樹脂であること
と、通常のプリント配線板より特性インピーダンスの仕
上がり精度を確保するために積層板厚の仕上がり精度を
高くする工夫が必要である。この積層板厚精度を高める
積層方法については、図3に示すように樹脂付銅箔3枚
の間にノーフロータイプのプリプレグを挟んで積層する
方法が簡便である。図3において、6は樹脂付銅箔、7
はクリアランスを設けたグランドパターン形成済み樹脂
付銅箔、8はノーフロータイプのプリプレグを示す。
Prior to the processing of the via hole, a laminated board is manufactured using the above-mentioned resin with a ground pattern having a clearance provided at a location corresponding to the location of the via hole as an inner layer. The method of manufacturing the laminated board is not different from the method of manufacturing a normal printed wiring board, and thus will not be described in detail. However, as described above, it is necessary to devise a method of increasing the finishing accuracy of the thickness of the laminated board in order to secure the finishing accuracy of the characteristic impedance more than that of a normal printed wiring board because it is a resin containing no glass fiber. As a laminating method for increasing the laminated plate thickness accuracy, a method of laminating a no-flow type prepreg between three resin-coated copper foils as shown in FIG. 3 is simple. In FIG. 3, 6 is a copper foil with resin, 7
Denotes a resin-coated copper foil having a clearance provided with a ground pattern, and 8 denotes a no-flow prepreg.

【0015】前記で準備した積層板のバイアホール該当
個所に下穴をドリルした後、図4に示すタッピングツー
ル9と、図では省略する回転角制御可能なドリルマシン
とで前記下穴部に螺旋状の溝を形成する。次いで、無電
解銅めっきおよび電解銅めっきを施すことで穴壁および
表裏銅箔をめっき銅で覆う。
[0015] After drilling a pilot hole in the corresponding place of the via hole of the laminate prepared above, the tapping tool 9 shown in FIG. 4 and a drilling machine whose rotation angle can be controlled not shown in the figure are used to form a spiral in the pilot hole. A groove is formed. Next, the hole walls and the front and back copper foils are covered with plated copper by applying electroless copper plating and electrolytic copper plating.

【0016】銅めっき完了後のスルーホール内に樹脂充
填を施し乾燥硬化した上で、基材表面に付着した余分な
樹脂を除去し基材両面の平滑度を上げるために研摩洗浄
を行なうことでスルーホール内だけを樹脂で覆い、スル
ーホール内めっき銅を後の工程でのエッチング液から保
護する。次いで、通常のプリント配線板製造方法で基材
表裏にレジスト処理を行ない導体パターンを形成する。
該表裏導体パターン形成後、バイアホール個所を前記下
穴径より少し(50〜200μm)大きい径のドリルで
拡大穴あけすることにより下穴部に付着しためっき銅を
切削除去する。前記スルーホール内樹脂はこの拡大穴あ
けの際に、スルーホール内に残すべき銅がドリルの歯で
むしりとられないように保護する働きもする。図5に下
穴、螺旋状溝、拡大穴の大きさの関係を表わす穴の断面
模式図で、10は下穴、11は螺旋状溝、12は拡大
穴、13はスルーホール内銅めっきライン、14はスル
ーホール内銅めっきパターンを示す。
After the copper plating is completed, the through holes are filled with a resin, dried and cured, and then polished and cleaned to remove excess resin adhering to the surface of the base material and increase the smoothness of both surfaces of the base material. Only the inside of the through hole is covered with a resin, and the plated copper in the through hole is protected from an etching solution in a later step. Next, a resist process is performed on the front and back surfaces of the base material by a normal printed wiring board manufacturing method to form a conductor pattern.
After the formation of the front and back conductor patterns, the via holes are enlarged and drilled with a drill having a diameter slightly larger (50 to 200 μm) than the prepared hole diameter, so that the plated copper adhered to the prepared hole portion is cut and removed. The resin in the through hole also functions to protect the copper remaining in the through hole from being peeled off by the teeth of the drill during the drilling of the enlarged hole. FIG. 5 is a schematic sectional view of a hole showing the relationship between the size of the pilot hole, the spiral groove, and the enlarged hole. Reference numeral 10 denotes a pilot hole, 11 denotes a spiral groove, 12 denotes an enlarged hole, and 13 denotes a copper plating line in a through hole. And 14 indicate copper plating patterns in the through holes.

【0017】本発明のストリップライン構造のバイアホ
ールは、上記螺旋状溝による加工方法のほかに、一般的
なスルホールの円筒状めっき銅を加工した後に不要部分
の銅だけをレーザで除去する方法でも形成することがで
きる。また、スルーホール内の導体パターンは必ずしも
上記のような螺旋状に限らずスルーホールに沿った直線
状にしても良い。レーザによる加工の場合はむしろ螺旋
状より直線状の方が容易である。
The via hole of the strip line structure according to the present invention can be formed not only by the above-mentioned spiral groove processing method, but also by a method of processing a general through-hole cylindrical plated copper and then removing only unnecessary copper by a laser. Can be formed. Further, the conductor pattern in the through hole is not necessarily limited to the spiral shape as described above, and may be a linear shape along the through hole. In the case of processing by laser, it is easier to form a straight line than a spiral line.

【0018】[0018]

【発明の効果】本発明によれば、内層グランドパターン
に対しての距離が一定で、導体幅が略一定の状態で表層
からバイアホールを介して他の表層へパターンを形成す
ることができるので、特性インピーダンスの高精度整合
を必要とする信号線の引き回しを1層だけでなく、複数
層を使用して設計製造することが可能となる。
According to the present invention, a pattern can be formed from a surface layer to another surface layer via holes in a state where the distance to the inner layer ground pattern is constant and the conductor width is substantially constant. In addition, it is possible to design and manufacture a signal line that requires high-precision matching of characteristic impedance using not only one layer but also a plurality of layers.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施形態のバイアホール構造を上面
よりスルーホール内を見た導体の俯瞰模式図で示す。
FIG. 1 is a schematic overhead view of a conductor when a via hole structure according to an embodiment of the present invention is viewed from the upper surface into a through hole.

【図2】1ヶ所のスルーホールに4本の導体パターンを
通した本発明の実施例である。
FIG. 2 is an embodiment of the present invention in which four conductor patterns are passed through one through hole.

【図3】樹脂付銅箔3枚の間にノーフロータイプのプリ
プレグを挟んでの積層を示す模式図である。
FIG. 3 is a schematic view showing lamination with a no-flow type prepreg sandwiched between three resin-coated copper foils.

【図4】タッピングツールを示す模式図である。FIG. 4 is a schematic view showing a tapping tool.

【図5】下穴、螺旋状溝、拡大穴の大きさの関係を表わ
す穴の断面模式図である。
FIG. 5 is a schematic sectional view of a hole showing a relationship among sizes of a pilot hole, a spiral groove, and an enlarged hole.

【符号の説明】[Explanation of symbols]

1 プリント配線板スルーホール上面穴縁 2 プリント配線板スルーホール下面穴縁 3 上面導体パターン 4 下面導体パターン 5 スルーホール内導体パターン 6 樹脂付銅箔 7 クリアランスを設けたグランドパターン形成済み樹
脂付銅箔 8 ノーフロータイプのプリプレグ 9 タッピングツール 10 下穴 11 螺旋状溝 12 拡大穴 13 スルーホール内銅めっきライン 14 スルーホール内銅めっきパターン
REFERENCE SIGNS LIST 1 Printed wiring board through hole upper surface hole edge 2 Printed wiring board through hole lower hole edge 3 Upper surface conductor pattern 4 Lower surface conductor pattern 5 Conductor pattern in through hole 6 Copper foil with resin 7 Copper foil with resin and ground pattern formed with clearance Reference Signs List 8 No-flow prepreg 9 Tapping tool 10 Preparatory hole 11 Spiral groove 12 Enlarged hole 13 Copper plating line in through hole 14 Copper plating pattern in through hole

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】 表面から裏面に導体パターンを接続する
プリント配線板のバイアホールにおいて、円筒状スルー
ホールの壁面に沿ってプリント配線板の表層パターンと
同幅のパターンを、表層パターンに連続するように形成
したことを特徴とするストリップライン構造のバイアホ
ール。
In a via hole of a printed wiring board for connecting a conductor pattern from the front surface to the back surface, a pattern having the same width as the surface layer pattern of the printed wiring board is connected to the surface layer pattern along the wall surface of the cylindrical through hole. A via hole having a strip line structure, characterized in that the via hole is formed.
【請求項2】 スルーホールの円筒状壁面に沿って螺旋
状に導体パターンを形成したことを特徴とする請求項1
記載のストリップライン構造のバイアホール。
2. A conductor pattern formed spirally along a cylindrical wall surface of a through hole.
Via hole with stripline structure as described.
【請求項3】 表面から裏面に導体パターンを接続する
プリント配線板のバイアホール製造方法において、積層
板のバイアホール該当個所に下穴をドリルした後タッピ
ングツールにより前記下穴に螺旋状の溝を切削し、該穴
壁および基材両面に無電解銅めっきおよび電解銅めっき
を施し、スルーホール内に樹脂充填乾燥硬化後基材両面
を研摩洗浄し、基材表裏にレジスト処理を行なって表層
導体パターンを形成し、前記樹脂充填のスルーホールを
拡大穴あけすることで前記螺旋状溝部のめっき銅をスル
ーホール内に残すことを特徴とするストリップライン構
造のバイアホール製造方法。
3. A method of manufacturing a via hole of a printed wiring board for connecting a conductor pattern from a front surface to a back surface, wherein a drilled hole is drilled at a portion corresponding to the via hole of the laminated board, and then a spiral groove is formed in the prepared hole by a tapping tool. Cutting, applying electroless copper plating and electrolytic copper plating on the hole wall and both sides of the base material, filling and drying and curing the resin in the through holes, polishing and cleaning both sides of the base material, performing resist treatment on the front and back of the base material, and performing surface treatment. A method for manufacturing a via hole having a strip line structure, wherein a pattern is formed, and the plated copper in the spiral groove portion is left in the through hole by forming an enlarged hole in the resin filled through hole.
【請求項4】 表面から裏面に導体パターンを接続する
プリント配線板のバイアホール製造方法において、従来
のスルーホールプリント配線板を製造後、スルーホール
内の余分な銅をレーザにより除去することを特徴とする
ストリップライン構造のバイアホール製造方法。
4. A method of manufacturing a via hole of a printed wiring board for connecting a conductive pattern from the front surface to the back surface, wherein a conventional through hole printed wiring board is manufactured, and then excess copper in the through hole is removed by a laser. A method of manufacturing via holes having a strip line structure.
JP2000042314A 2000-02-21 2000-02-21 Via hole of strip line structure and its manufacturing method Pending JP2001230508A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP2000042314A JP2001230508A (en) 2000-02-21 2000-02-21 Via hole of strip line structure and its manufacturing method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP2000042314A JP2001230508A (en) 2000-02-21 2000-02-21 Via hole of strip line structure and its manufacturing method

Publications (1)

Publication Number Publication Date
JP2001230508A true JP2001230508A (en) 2001-08-24

Family

ID=18565402

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000042314A Pending JP2001230508A (en) 2000-02-21 2000-02-21 Via hole of strip line structure and its manufacturing method

Country Status (1)

Country Link
JP (1) JP2001230508A (en)

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7409668B2 (en) * 2005-08-19 2008-08-05 Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. Method for improving via's impedance
JP2009200344A (en) * 2008-02-22 2009-09-03 Panasonic Electric Works Co Ltd Manufacturing method of printed wiring board
JP2013143461A (en) * 2012-01-11 2013-07-22 Nec Corp Multilayer printed circuit board and manufacturing method used for the same
US8957325B2 (en) 2013-01-15 2015-02-17 Fujitsu Limited Optimized via cutouts with ground references

Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03152908A (en) * 1989-11-09 1991-06-28 Murata Mfg Co Ltd Substrate with built-in transformer
JPH05218617A (en) * 1992-02-07 1993-08-27 Sumitomo Cement Co Ltd Manufacture of printed wiring board and printed wiring board
JPH06196832A (en) * 1992-12-22 1994-07-15 Matsushita Electric Works Ltd Insulating substrate with through-hole
JPH06283835A (en) * 1993-03-26 1994-10-07 Taiyo Yuden Co Ltd Circuit board and production thereof
JPH0951208A (en) * 1995-08-07 1997-02-18 Taiyo Yuden Co Ltd Multi-layer board
JPH11251702A (en) * 1998-02-27 1999-09-17 Nissha Printing Co Ltd Printed wiring board having through hole

Patent Citations (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03152908A (en) * 1989-11-09 1991-06-28 Murata Mfg Co Ltd Substrate with built-in transformer
JPH05218617A (en) * 1992-02-07 1993-08-27 Sumitomo Cement Co Ltd Manufacture of printed wiring board and printed wiring board
JPH06196832A (en) * 1992-12-22 1994-07-15 Matsushita Electric Works Ltd Insulating substrate with through-hole
JPH06283835A (en) * 1993-03-26 1994-10-07 Taiyo Yuden Co Ltd Circuit board and production thereof
JPH0951208A (en) * 1995-08-07 1997-02-18 Taiyo Yuden Co Ltd Multi-layer board
JPH11251702A (en) * 1998-02-27 1999-09-17 Nissha Printing Co Ltd Printed wiring board having through hole

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7409668B2 (en) * 2005-08-19 2008-08-05 Hong Fu Jin Precision Industry (Shenzhen) Co., Ltd. Method for improving via's impedance
JP2009200344A (en) * 2008-02-22 2009-09-03 Panasonic Electric Works Co Ltd Manufacturing method of printed wiring board
JP2013143461A (en) * 2012-01-11 2013-07-22 Nec Corp Multilayer printed circuit board and manufacturing method used for the same
US8957325B2 (en) 2013-01-15 2015-02-17 Fujitsu Limited Optimized via cutouts with ground references

Similar Documents

Publication Publication Date Title
US5436062A (en) Process for the production of printed circuit boards with extremely dense wiring using a metal-clad laminate
JP3866265B2 (en) Capacitor-embedded printed circuit board and method for manufacturing the same
US5739476A (en) Multilayer printed circuit board laminated with unreinforced resin
KR100990546B1 (en) A printed circuit board comprising a plating-pattern buried in via and a method of manufacturing the same
JP2006190953A (en) Printed circuit board with built-in chip by plating and its manufacturing method
JP2007142403A (en) Printed board and manufacturing method of same
JP2001053447A (en) Multilayer wiring board with built-in part and manufacturing method thereof
KR100499008B1 (en) Two-sided PCB without via hole and the manufacturing method thereof
JP2009283739A (en) Wiring substrate and production method thereof
KR100327705B1 (en) Method of producing a multi-layer printed-circuit board
TW201637522A (en) Printed circuit boards having profiled conductive layer and methods of manufacturing same
KR100752017B1 (en) Manufacturing Method of Printed Circuit Board
CN110740564B (en) Processing method of dense network multilayer printed circuit board
US20080209722A1 (en) Method for forming via hole having fine hole land
JP2001230508A (en) Via hole of strip line structure and its manufacturing method
JPS59175796A (en) Method of producing multilayer printed circuit board
US6492007B1 (en) Multi-layer printed circuit bare board enabling higher density wiring and a method of manufacturing the same
KR100704911B1 (en) Electronic chip embedded pcb and method of the same
JP2002124415A (en) Printed circuit board for high frequency and its manufacturing method
JP2003273516A (en) Successive multilayer wiring board and method for manufacturing the same
KR20030071391A (en) Method for creating bump and making printed circuit board using the said bump
CN111669904B (en) Processing method of multilayer circuit board with golden fingers
KR20030042339A (en) Method for creating through holes in printed wiring board
EP1259102B1 (en) Multi-layer printed circuit bare board enabling higher density wiring and a method of manufacturing the same
JP2003338668A (en) Circuit board, multilayer circuit board and manufacturing method therefor

Legal Events

Date Code Title Description
A131 Notification of reasons for refusal

Free format text: JAPANESE INTERMEDIATE CODE: A131

Effective date: 20060207

A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20060711