JP2001134442A5 - - Google Patents

Download PDF

Info

Publication number
JP2001134442A5
JP2001134442A5 JP2000310362A JP2000310362A JP2001134442A5 JP 2001134442 A5 JP2001134442 A5 JP 2001134442A5 JP 2000310362 A JP2000310362 A JP 2000310362A JP 2000310362 A JP2000310362 A JP 2000310362A JP 2001134442 A5 JP2001134442 A5 JP 2001134442A5
Authority
JP
Japan
Prior art keywords
instructions
instruction
data
memory
group
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000310362A
Other languages
English (en)
Japanese (ja)
Other versions
JP3759398B2 (ja
JP2001134442A (ja
Filing date
Publication date
Priority claimed from US09/418,286 external-priority patent/US6651164B1/en
Application filed filed Critical
Publication of JP2001134442A publication Critical patent/JP2001134442A/ja
Publication of JP2001134442A5 publication Critical patent/JP2001134442A5/ja
Application granted granted Critical
Publication of JP3759398B2 publication Critical patent/JP3759398B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2000310362A 1999-10-14 2000-10-11 コンピュータ・プログラムのハザードを検出するシステム Expired - Fee Related JP3759398B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/418286 1999-10-14
US09/418,286 US6651164B1 (en) 1999-10-14 1999-10-14 System and method for detecting an erroneous data hazard between instructions of an instruction group and resulting from a compiler grouping error

Publications (3)

Publication Number Publication Date
JP2001134442A JP2001134442A (ja) 2001-05-18
JP2001134442A5 true JP2001134442A5 (enExample) 2005-06-02
JP3759398B2 JP3759398B2 (ja) 2006-03-22

Family

ID=23657475

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000310362A Expired - Fee Related JP3759398B2 (ja) 1999-10-14 2000-10-11 コンピュータ・プログラムのハザードを検出するシステム

Country Status (2)

Country Link
US (1) US6651164B1 (enExample)
JP (1) JP3759398B2 (enExample)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6948162B2 (en) * 2002-01-09 2005-09-20 Sun Microsystems, Inc. Enhanced parallelism in trace scheduling by using renaming
JPWO2006134693A1 (ja) * 2005-06-15 2009-01-08 松下電器産業株式会社 プロセッサ
US20090055636A1 (en) * 2007-08-22 2009-02-26 Heisig Stephen J Method for generating and applying a model to predict hardware performance hazards in a machine instruction sequence
US8635501B2 (en) 2011-07-25 2014-01-21 Microsoft Corporation Detecting memory hazards in parallel computing
KR101412885B1 (ko) * 2012-03-26 2014-06-26 서울대학교산학협력단 모드 설정 및 구분자를 이용하여 저장 매체에서의 영속화를 제어하는 방법 및 그 스토리지 시스템
US9372695B2 (en) 2013-06-28 2016-06-21 Globalfoundries Inc. Optimization of instruction groups across group boundaries
US9348596B2 (en) 2013-06-28 2016-05-24 International Business Machines Corporation Forming instruction groups based on decode time instruction optimization
US9766895B2 (en) * 2014-02-06 2017-09-19 Optimum Semiconductor Technologies, Inc. Opportunity multithreading in a multithreaded processor with instruction chaining capability

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5148536A (en) * 1988-07-25 1992-09-15 Digital Equipment Corporation Pipeline having an integral cache which processes cache misses and loads data in parallel
EP1102166B1 (en) * 1993-11-05 2003-05-21 Intergraph Corporation Software scheduled superscalar computer architecture
US5958042A (en) * 1996-06-11 1999-09-28 Sun Microsystems, Inc. Grouping logic circuit in a pipelined superscalar processor
US6065105A (en) * 1997-01-08 2000-05-16 Intel Corporation Dependency matrix
US5918033A (en) * 1997-01-08 1999-06-29 Intel Corporation Method and apparatus for dynamic location and control of processor resources to increase resolution of data dependency stalls
US5765017A (en) * 1997-01-13 1998-06-09 International Business Machines Corporation Method and system in a data processing system for efficient management of an indication of a status of each of multiple registers
US6237077B1 (en) * 1997-10-13 2001-05-22 Idea Corporation Instruction template for efficient processing clustered branch instructions
US6260189B1 (en) * 1998-09-14 2001-07-10 Lucent Technologies Inc. Compiler-controlled dynamic instruction dispatch in pipelined processors
US6378063B2 (en) * 1998-12-23 2002-04-23 Intel Corporation Method and apparatus for efficiently routing dependent instructions to clustered execution units
US6219781B1 (en) * 1998-12-30 2001-04-17 Intel Corporation Method and apparatus for performing register hazard detection

Similar Documents

Publication Publication Date Title
US4916652A (en) Dynamic multiple instruction stream multiple data multiple pipeline apparatus for floating-point single instruction stream single data architectures
US9317360B2 (en) Machine check summary register
KR101738941B1 (ko) 재구성 가능 어레이 및 재구성 가능 어레이의 제어 방법
JP2007188315A5 (enExample)
US9262161B2 (en) Tracking multiple conditions in a general purpose register and instruction therefor
JP2015522196A5 (enExample)
JP2001134442A5 (enExample)
US7035986B2 (en) System and method for simultaneous access of the same line in cache storage
JP2007503661A5 (enExample)
JP2024032746A5 (ja) 後処理システム、後処理システムの制御方法、および後処理システムの制御プログラム
EP0976028A1 (en) A microprocessor configured to switch instruction sets upon detection of a plurality of consecutive instructions
KR20230161466A (ko) 오프로드된 동작에서의 실행 위험 검출
KR970016973A (ko) 복수 레지스터의 데이터 전송을 워드길이가 짧은 명령으로 실현하는 정보처리장치 및 그 기계어 명령포맷
WO2015171862A1 (en) Detecting data dependencies of instructions associated with threads in a simultaneous multithreading scheme
JP2001117772A5 (enExample)
CN104781790B (zh) 用信号通知软件可恢复错误
JP2001209534A5 (enExample)
JP3776302B2 (ja) コンピュータ・プログラムのハザードを検出するシステム
US6651164B1 (en) System and method for detecting an erroneous data hazard between instructions of an instruction group and resulting from a compiler grouping error
CN101013389A (zh) 一种基于时间冗余的检验流水线瞬态故障的装置及方法
EP1050805B1 (en) Transfer of guard values in a computer system
JPWO2022185566A5 (enExample)
US7865706B2 (en) Information processing method and instruction generating method
EP0297890B1 (en) Apparatus and method for data induced condition signaling
US6990556B2 (en) System and method for simultaneous access of the same doubleword in cache storage