JP2001027945A5 - - Google Patents

Download PDF

Info

Publication number
JP2001027945A5
JP2001027945A5 JP2000149271A JP2000149271A JP2001027945A5 JP 2001027945 A5 JP2001027945 A5 JP 2001027945A5 JP 2000149271 A JP2000149271 A JP 2000149271A JP 2000149271 A JP2000149271 A JP 2000149271A JP 2001027945 A5 JP2001027945 A5 JP 2001027945A5
Authority
JP
Japan
Prior art keywords
multiply
bit
register file
accumulate
unit
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP2000149271A
Other languages
English (en)
Japanese (ja)
Other versions
JP2001027945A (ja
JP3683773B2 (ja
Filing date
Publication date
Priority claimed from US09/316,340 external-priority patent/US6493817B1/en
Application filed filed Critical
Publication of JP2001027945A publication Critical patent/JP2001027945A/ja
Publication of JP2001027945A5 publication Critical patent/JP2001027945A5/ja
Application granted granted Critical
Publication of JP3683773B2 publication Critical patent/JP3683773B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP2000149271A 1999-05-21 2000-05-22 Ｓｉｍｄ演算を実行するために標準ｍａｃユニットを利用する浮動小数点ユニット Expired - Fee Related JP3683773B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US09/316,340 US6493817B1 (en) 1999-05-21 1999-05-21 Floating-point unit which utilizes standard MAC units for performing SIMD operations
US316340 1999-05-21

Publications (3)

Publication Number Publication Date
JP2001027945A JP2001027945A (ja) 2001-01-30
JP2001027945A5 true JP2001027945A5 (https=) 2005-03-10
JP3683773B2 JP3683773B2 (ja) 2005-08-17

Family

ID=23228645

Family Applications (1)

Application Number Title Priority Date Filing Date
JP2000149271A Expired - Fee Related JP3683773B2 (ja) 1999-05-21 2000-05-22 Ｓｉｍｄ演算を実行するために標準ｍａｃユニットを利用する浮動小数点ユニット

Country Status (3)

Country Link
US (1) US6493817B1 (https=)
EP (1) EP1055997A1 (https=)
JP (1) JP3683773B2 (https=)

Families Citing this family (19)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US8024394B2 (en) * 2006-02-06 2011-09-20 Via Technologies, Inc. Dual mode floating point multiply accumulate unit
DE112006003875T5 (de) * 2006-05-16 2009-06-18 Intel Corporation, Santa Clara Gleitkommaaddition für unterschiedliche Gleitkommaformate
US8261025B2 (en) 2007-11-12 2012-09-04 International Business Machines Corporation Software pipelining on a network on chip
US8526422B2 (en) 2007-11-27 2013-09-03 International Business Machines Corporation Network on chip with partitions
US8327120B2 (en) 2007-12-29 2012-12-04 Intel Corporation Instructions with floating point control override
US8473667B2 (en) 2008-01-11 2013-06-25 International Business Machines Corporation Network on chip that maintains cache coherency with invalidation messages
US8490110B2 (en) 2008-02-15 2013-07-16 International Business Machines Corporation Network on chip with a low latency, high bandwidth application messaging interconnect
US20090271172A1 (en) * 2008-04-24 2009-10-29 International Business Machines Corporation Emulating A Computer Run Time Environment
US8423715B2 (en) 2008-05-01 2013-04-16 International Business Machines Corporation Memory management among levels of cache in a memory hierarchy
US8392664B2 (en) 2008-05-09 2013-03-05 International Business Machines Corporation Network on chip
US8214845B2 (en) 2008-05-09 2012-07-03 International Business Machines Corporation Context switching in a network on chip by thread saving and restoring pointers to memory arrays containing valid message data
US8494833B2 (en) 2008-05-09 2013-07-23 International Business Machines Corporation Emulating a computer run time environment
US8230179B2 (en) 2008-05-15 2012-07-24 International Business Machines Corporation Administering non-cacheable memory load instructions
US8438578B2 (en) 2008-06-09 2013-05-07 International Business Machines Corporation Network on chip with an I/O accelerator
US8195884B2 (en) * 2008-09-18 2012-06-05 International Business Machines Corporation Network on chip with caching restrictions for pages of computer memory
CN101986264B (zh) * 2010-11-25 2013-07-31 中国人民解放军国防科学技术大学 用于simd向量微处理器的多功能浮点乘加运算装置
JP2012174016A (ja) 2011-02-22 2012-09-10 Renesas Electronics Corp データ処理装置およびそのデータ処理方法
US20200097799A1 (en) * 2017-06-30 2020-03-26 Intel Corporation Heterogeneous multiplier
CN115545179A (zh) * 2022-10-13 2022-12-30 中国人民解放军国防科技大学 Gpdsp中面向深度学习的高效计算装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4901268A (en) * 1988-08-19 1990-02-13 General Electric Company Multiple function data processor
CA2007059C (en) * 1989-01-27 1994-05-24 Steven P. Davies Register and arithmetic logic unit
EP0681236B1 (en) * 1994-05-05 2000-11-22 Conexant Systems, Inc. Space vector data path
DE69927075T2 (de) * 1998-02-04 2006-06-14 Texas Instruments Inc Rekonfigurierbarer Koprozessor mit mehreren Multiplizier-Akkumulier-Einheiten
US6292886B1 (en) * 1998-10-12 2001-09-18 Intel Corporation Scalar hardware for performing SIMD operations
US6205462B1 (en) * 1999-10-06 2001-03-20 Cradle Technologies Digital multiply-accumulate circuit that can operate on both integer and floating point numbers simultaneously

Similar Documents

Publication Publication Date Title
JP2001027945A5 (https=)
US5631859A (en) Floating point arithmetic unit having logic for quad precision arithmetic
JP3756967B2 (ja) 多重ビット・シフト装置，それを用いるデータ・プロセッサおよびその方法
EP0699318B1 (en) Unified floating point and integer datapath for risc processor
US6115729A (en) Floating point multiply-accumulate unit
US7216138B2 (en) Method and apparatus for floating point operations and format conversion operations
CN101133389B (zh) 多用途乘法-加法功能单元
JP5963866B2 (ja) 機械命令を実行するコンピュータ・プログラム（製品）、コンピュータ・システム、および方法、ならびに命令を処理するためのコンピュータ・プログラム（製品）（複数アドレス指定可能なレジスタ・ファイルおよびそれに関連するフォーマット変換）
US7917568B2 (en) X87 fused multiply-add instruction
JPH04227530A (ja) 浮動小数点プロセッサ
JP3683773B2 (ja) Ｓｉｍｄ演算を実行するために標準ｍａｃユニットを利用する浮動小数点ユニット
JP2005025718A (ja) Ｓｉｍｄ整数乗算上位丸めシフト
WO2000022512A1 (en) Scalar hardware for performing simd operations
KR20080098440A (ko) 선택가능한 하위 정밀도에 대하여 감소된 전력 요구조건들을 가지는 부동 소수점 프로세서
JP2004342106A (ja) 可変幅の符号付きおよび符号なしオペランドのためのモジュラ２進乗算器
US4208722A (en) Floating point data processing system
US6324638B1 (en) Processor having vector processing capability and method for executing a vector instruction in a processor
JP2006154979A (ja) 浮動小数点数演算回路
US6078940A (en) Microprocessor with an instruction for multiply and left shift with saturate
CN100543670C (zh) 产生扩展精度的整数除的商和余数的方法和装置
US20050228844A1 (en) Fast operand formatting for a high performance multiply-add floating point-unit
JP4891252B2 (ja) 汎用乗算加算機能ユニット
US6442676B1 (en) Processor with different width functional units ignoring extra bits of bus wider than instruction width
US20040117421A1 (en) Methods and systems for computing floating-point intervals
TW497074B (en) An integer instruction set architecture and implementation