JP2000358048A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000358048A5 JP2000358048A5 JP1999251104A JP25110499A JP2000358048A5 JP 2000358048 A5 JP2000358048 A5 JP 2000358048A5 JP 1999251104 A JP1999251104 A JP 1999251104A JP 25110499 A JP25110499 A JP 25110499A JP 2000358048 A5 JP2000358048 A5 JP 2000358048A5
- Authority
- JP
- Japan
- Prior art keywords
- general specification
- unit
- units
- called
- digital interface
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP11251104A JP2000358048A (ja) | 1998-09-16 | 1999-09-06 | 情報処理装置および方法、並びに記録媒体 |
Applications Claiming Priority (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
JP26151998 | 1998-09-16 | ||
JP10-261519 | 1998-09-16 | ||
JP10641199 | 1999-04-14 | ||
JP11-106411 | 1999-04-14 | ||
JP11251104A JP2000358048A (ja) | 1998-09-16 | 1999-09-06 | 情報処理装置および方法、並びに記録媒体 |
Publications (2)
Publication Number | Publication Date |
---|---|
JP2000358048A JP2000358048A (ja) | 2000-12-26 |
JP2000358048A5 true JP2000358048A5 (zh) | 2006-06-08 |
Family
ID=27310725
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
JP11251104A Pending JP2000358048A (ja) | 1998-09-16 | 1999-09-06 | 情報処理装置および方法、並びに記録媒体 |
Country Status (1)
Country | Link |
---|---|
JP (1) | JP2000358048A (zh) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP4553525B2 (ja) * | 2001-08-06 | 2010-09-29 | シャープ株式会社 | 制御システムおよび制御方法 |
-
1999
- 1999-09-06 JP JP11251104A patent/JP2000358048A/ja active Pending
Similar Documents
Publication | Publication Date | Title |
---|---|---|
JP2004511026A5 (zh) | ||
WO2004040456A3 (en) | Distributed data cache architecture | |
KR19980086711A (ko) | 범용직렬버스 주변장치 마이크로 컨트롤러 | |
JP2004021916A5 (zh) | ||
WO2006026017A3 (en) | Memory system and method having uni-directional data buses | |
JP2000278589A5 (zh) | ||
JP2005505029A5 (zh) | ||
JPH02289017A (ja) | コンピユータシステム内でデータ転送方法 | |
TW200502834A (en) | Universal serial bus device for exchange data each other | |
CA2385079A1 (en) | Parallel computer architecture, and information processing unit using the architecture | |
JP2000184004A5 (zh) | ||
JP2000358048A5 (zh) | ||
JP2004062912A5 (zh) | ||
US20090138673A1 (en) | Internal memory mapped external memory interface | |
JP2004153827A5 (zh) | ||
JP3643539B2 (ja) | 複数の機能を有する多機能カード、同カードに用いられる単機能チップ及び多機能カードを構成するための単機能チップの動作方法 | |
JP2004021867A5 (zh) | ||
JP4502686B2 (ja) | 通信方法及びプロセッサ | |
WO2001084330A3 (en) | A method and system for multi-channel transfer of data and control information | |
CA2303565A1 (en) | Multi-interface memory card and adapter module for the same | |
JP2000076885A5 (zh) | ||
JP2001069387A5 (zh) | ||
JPH03171355A (ja) | データ転送システム | |
TWI244087B (en) | Method and device for memory space allocation | |
EP1102173A3 (en) | Universal serial bus architecture |