JP2000350166A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000350166A5 JP2000350166A5 JP1999154720A JP15472099A JP2000350166A5 JP 2000350166 A5 JP2000350166 A5 JP 2000350166A5 JP 1999154720 A JP1999154720 A JP 1999154720A JP 15472099 A JP15472099 A JP 15472099A JP 2000350166 A5 JP2000350166 A5 JP 2000350166A5
- Authority
- JP
- Japan
- Prior art keywords
- calculation system
- changeover switch
- soft
- pll
- microcomputer
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Granted
Links
- 238000007562 laser obscuration time method Methods 0.000 description 1
- 229920000729 poly(L-lysine) polymer Polymers 0.000 description 1
Description
本発明では、位相差の大小に応じて、積分項演算系と差分演算系とを切り換えスイッチにより切り換えることにより、遷移時の高速引き込み性と定常時の安定性とを両立させるＰＬＬを実現させることができる。
切り換えスイッチは、マイクロコンピュータのソフト・プログラム上で形成されるソフトスイッチであって良い。
In the present invention, by switching the integral term calculation system and the difference calculation system with a changeover switch according to the magnitude of the phase difference, it is possible to realize a PLL that achieves both high-speed pull-in property at the time of transition and stability at the steady state. Can be done.
The changeover switch may be a soft switch formed on a soft program of a microcomputer .
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15472099A JP4168532B2 (en) | 1999-06-02 | 1999-06-02 | PLL signal processing circuit and digital video tape recording / reproducing apparatus |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP15472099A JP4168532B2 (en) | 1999-06-02 | 1999-06-02 | PLL signal processing circuit and digital video tape recording / reproducing apparatus |
Publications (3)
| Publication Number | Publication Date |
|---|---|
| JP2000350166A JP2000350166A (en) | 2000-12-15 |
| JP2000350166A5 true JP2000350166A5 (en) | 2006-03-09 |
| JP4168532B2 JP4168532B2 (en) | 2008-10-22 |
Family
ID=15590499
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP15472099A Expired - Fee Related JP4168532B2 (en) | 1999-06-02 | 1999-06-02 | PLL signal processing circuit and digital video tape recording / reproducing apparatus |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP4168532B2 (en) |
-
1999
- 1999-06-02 JP JP15472099A patent/JP4168532B2/en not_active Expired - Fee Related
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| GB2369940B (en) | Multiple input phase lock loop with hitless reference switching | |
| EP1057265A4 (en) | Phase lock loop enabling smooth loop bandwidth switching | |
| JP2003506546A5 (en) | ||
| CA2395367A1 (en) | Collapsible container | |
| WO2001093783A3 (en) | Variable stiffness stent | |
| ATE345101T1 (en) | LOCKING HINGE AFFECTED BY GRAVITY | |
| AU2001293560A1 (en) | Complex valued delta sigma phase locked loop demodulator | |
| JP2000350166A5 (en) | ||
| WO2000004124A3 (en) | Detergent tablet | |
| EP1104805A3 (en) | Detergent tablet | |
| CA2369825A1 (en) | Microstructured components | |
| DE69519663D1 (en) | Fully integrable phase locked loop with low jitter | |
| WO2001055046A3 (en) | Reinforcement for composite materials | |
| CA2361237A1 (en) | Lyophilisates having improved reconstitutibility | |
| DE60216475D1 (en) | PHASE CONTROL ARC WITH ANALOG PHASE ROTATOR | |
| DE60139265D1 (en) | CURRENT ADJUSTMENT OF THE AUTOTRANSFORMATY TYPE WITH LARGE RATIO | |
| WO2002087954A3 (en) | Seat for cyclist | |
| USD421264S (en) | Telephone set | |
| USD450940S1 (en) | Ottoman | |
| AU2001261395A1 (en) | Phase locked loop having dc bias circuitry | |
| WO1999060884A3 (en) | Towel which can be transformed into a bag | |
| AU2001212993A1 (en) | Improved spectacles, particularly of the type with a lightweight frame | |
| USD430189S (en) | Integrated projection system | |
| AU2002220120A1 (en) | Phase lock loop circuit | |
| Schick et al. | Wetting at a solid-liquid-liquid-vapor tetra point |