JP2000215100A - Power-saving memory management system - Google Patents

Power-saving memory management system

Info

Publication number
JP2000215100A
JP2000215100A JP11013570A JP1357099A JP2000215100A JP 2000215100 A JP2000215100 A JP 2000215100A JP 11013570 A JP11013570 A JP 11013570A JP 1357099 A JP1357099 A JP 1357099A JP 2000215100 A JP2000215100 A JP 2000215100A
Authority
JP
Japan
Prior art keywords
power
storage area
power supply
area
storage
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP11013570A
Other languages
Japanese (ja)
Inventor
Norio Ohashi
範夫 大橋
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NEC Corp
Original Assignee
NEC Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by NEC Corp filed Critical NEC Corp
Priority to JP11013570A priority Critical patent/JP2000215100A/en
Publication of JP2000215100A publication Critical patent/JP2000215100A/en
Pending legal-status Critical Current

Links

Classifications

    • YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y02TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMATE CHANGE
    • Y02DCLIMATE CHANGE MITIGATION TECHNOLOGIES IN INFORMATION AND COMMUNICATION TECHNOLOGIES [ICT], I.E. INFORMATION AND COMMUNICATION TECHNOLOGIES AIMING AT THE REDUCTION OF THEIR OWN ENERGY USE
    • Y02D10/00Energy efficient computing, e.g. low power processors, power management or thermal management

Abstract

PROBLEM TO BE SOLVED: To obtain a power-saving memory management system which can reduce unnecessary power consumption by connecting the power source when a request to refer to a powered-off storage area is made and re-setting the contents of a storage area to which the power begins to be supplied again as required. SOLUTION: A powered-off area reference detection part 2a judges whether or not a storage area which is powered-off is accessed by a program and reports the storage area when the area is accessed. A storage area power-source connection part 2b deletes the off flag of the storage area, which is reported from the reference detection part 2a and should be powered on again, in a powered off area management table TBL and turns on the corresponding power switch 4, and instructs a re-setting part 2c to re-set the contents of the storage area which beings to be powered on. The re-setting part 2c re-sets the contents of the indicated storage area. Therefore, unnecessary power consumption can be avoided.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明は、例えば、ノートパ
ソコン等の携帯情報端末に用いて好適な省電力メモリ管
理システムに関する。
BACKGROUND OF THE INVENTION 1. Field of the Invention The present invention relates to a power saving memory management system suitable for a portable information terminal such as a notebook personal computer.

【0002】[0002]

【従来の技術】周知のように、スタンドアロン形式で使
用されるパーソナルコンピュータ等の情報処理装置では
大容量のデータを高速に処理するために大量のメモリを
搭載している場合が多い。したがって、大量の電力消費
が可能なときには有効であるが、携帯情報端末のように
バッテリ駆動で動作する情報処理システムでは、電力消
費を抑えることが要求される。この要請に応えるため
に、近年では例えば、CPUに供給するクロックの周波
数をシステムの負荷に応じて変化させたり、使用されな
い周辺装置への電力供給を止めるなどの工夫が知られて
いる。
2. Description of the Related Art As is well known, an information processing apparatus such as a personal computer used in a stand-alone format is often equipped with a large amount of memory in order to process a large amount of data at a high speed. Therefore, it is effective when a large amount of power can be consumed. However, in an information processing system that operates on a battery such as a portable information terminal, it is required to suppress the power consumption. In order to respond to this demand, in recent years, for example, devices have been devised such as changing the frequency of the clock supplied to the CPU according to the load on the system, or stopping the power supply to unused peripheral devices.

【0003】[0003]

【発明が解決しようとする課題】しかしながら、携帯情
報端末に搭載されるメモリ容量は増える傾向にあり、メ
モリ装置の電力消費も相対的に増えてきている現状にあ
るため、CPUや周辺装置の電力制御を行っただけで
は、十分に電力消費を抑えることができないという問題
がある。また、携帯情報端末に搭載されるメモリ装置
は、アプリケーションの機能の一部の実現のために一時
的に大容量のメモリを使用するケースが多く、通常はほ
とんど使用されていないので、そのような未使用のメモ
リ装置に電力供給することは無駄になるという弊害もあ
る。そこで本発明は、上述した事情に鑑みてなされたも
ので、無駄な消費電力を削減することができる省電力メ
モリ管理システムを提供することを目的としている。
However, since the memory capacity mounted on the portable information terminal tends to increase and the power consumption of the memory device is relatively increasing, the power consumption of the CPU and peripheral devices is increased. There is a problem that power consumption cannot be sufficiently suppressed only by performing control. In addition, memory devices mounted on personal digital assistants often use a large-capacity memory temporarily to realize some of the functions of the application, and are usually rarely used. There is also a disadvantage that supplying power to unused memory devices is wasteful. The present invention has been made in view of the above circumstances, and has as its object to provide a power-saving memory management system capable of reducing wasteful power consumption.

【0004】[0004]

【課題を解決するための手段】上記目的を達成するた
め、請求項1に記載の発明では、複数の記憶領域から形
成される記憶装置を備える情報処理機器において、前記
複数の記憶領域の内、使用頻度の少ない記憶領域を検出
して当該記憶領域への電源供給を遮断する電源遮断手段
と、この電源遮断手段により電源供給が断たれた記憶領
域に対して参照要求が生じた場合に電源を接続する電源
接続手段と、この電源接続手段により電源供給が再開さ
れた記憶領域について、必要に応じてその記憶領域の内
容を再設定する再設定手段とを具備することを特徴とす
る。
In order to achieve the above object, according to the present invention, in an information processing apparatus having a storage device formed of a plurality of storage areas, the information processing apparatus includes: A power supply shutoff means for detecting a storage area that is used less frequently and shutting off the power supply to the storage area; and It is characterized by comprising a power supply connecting means to be connected, and a resetting means for resetting the contents of the storage area as necessary for the storage area to which power supply has been resumed by the power connection means.

【0005】好ましい態様として、請求項2に記載の発
明では、前記記憶装置は、複数の記憶領域毎に電源スイ
ッチを備え、前記電源遮断手段の指示に応じて対応する
電源スイッチをオフ設定することを特徴としている。ま
た、請求項3に記載の発明では、前記電源遮断手段は、
複数の記憶領域毎に電源のオンオフ状態を表わす状態管
理テーブルを備え、電源供給を遮断した記憶領域につい
て電源オフ状態を示すフラグを設定することを特徴とす
る。
In a preferred embodiment of the present invention, the storage device includes a power switch for each of a plurality of storage areas, and turns off a corresponding power switch in accordance with an instruction from the power cutoff means. It is characterized by. Further, in the invention according to claim 3, the power cutoff means includes:
A state management table indicating the power on / off state is provided for each of the plurality of storage areas, and a flag indicating the power off state is set for the storage area to which power supply is cut off.

【0006】さらに、請求項4に記載の発明では、前記
電源接続手段は、電源断となっている記憶領域にプログ
ラムアクセスが有るか否かを判断し、プログラムアクセ
スが有る場合にその記憶領域を報知する参照検出手段
と、この参照検出手段から報知される記憶領域について
電源供給を再開すべく、複数の記憶領域毎に電源のオン
オフ状態を表わす状態管理テーブル中の対応する記憶領
域のフラグを削除すると共に、対応する電源スイッチを
オン設定する接続制御手段とを具備することを特徴とす
る。
Further, in the invention described in claim 4, the power supply connection means determines whether or not there is a program access to a storage area where power is turned off, and if there is a program access, the storage area is connected. Deleting the reference detection means for notifying and the flag of the corresponding storage area in the state management table indicating the power on / off state for each of the plurality of storage areas in order to restart the power supply for the storage area notified from the reference detection means And connection control means for turning on a corresponding power switch.

【0007】加えて、請求項5に記載の発明では、前記
電源遮断手段、電源接続手段および再設定手段が情報処
理機器のオペレーティングシステムに含まれることを特
徴とする。
In addition, the invention according to claim 5 is characterized in that the power cutoff means, the power connection means, and the resetting means are included in an operating system of the information processing device.

【0008】本発明では、使用頻度の少ない記憶領域へ
の電源供給を断ち、電源供給が絶たれている記憶領域が
新たに参照されると、その記憶領域に電源供給を再開
し、再開時に必要に応じてその記憶領域の内容を再設定
するので、アプリケーションプログラムで実際に使われ
ている機能に必要な量の電力でシステムを駆動すること
ができる結果、無駄な消費電力を削減し得る。
According to the present invention, the power supply to the storage area that is used less frequently is cut off, and when a storage area whose power supply has been cut off is newly referred to, the power supply to that storage area is restarted, and the necessary power supply is restarted. , The contents of the storage area are reset, so that the system can be driven with an amount of power necessary for the function actually used in the application program, thereby reducing unnecessary power consumption.

【0009】[0009]

【発明の実施の形態】以下、本発明の実施の一形態につ
いて図面を参照して説明する。 (1)第1の実施の形態 図1は第1の実施の形態による省電力メモリ管理システ
ムの機能構成を示すブロック図である。この図におい
て、1は参照頻度検出部1aおよび記憶領域電源断処理
部1bからなる電源断処理である。この電源断処理1で
は、参照頻度検出部1aが使用頻度の少ない記憶領域を
検出すると、これに対応して記憶領域電源断処理部1b
が参照頻度の少ない記憶領域に対応する記憶装置3の電
源スイッチ4をオフして電源供給を断つ一方、記憶装置
3の各記憶領域に対応して配設される電源スイッチ4の
オンオフ状態を管理する電源断領域管理表TBLに電源
供給を断った記憶領域にオフフラグを登録する。
An embodiment of the present invention will be described below with reference to the drawings. (1) First Embodiment FIG. 1 is a block diagram showing a functional configuration of a power-saving memory management system according to a first embodiment. In FIG. 1, reference numeral 1 denotes a power-off process including a reference frequency detection unit 1a and a storage area power-off processing unit 1b. In the power-off processing 1, when the reference frequency detection unit 1a detects a storage area with a low frequency of use, the storage area power-off processing unit 1b responds accordingly.
Turn off the power supply by turning off the power switch 4 of the storage device 3 corresponding to the storage region with low reference frequency, and manage the on / off state of the power switch 4 provided corresponding to each storage region of the storage device 3 The power-off area management table TBL registers the off-flag in the storage area where the power supply is turned off.

【0010】電源接続処理2は、電源断領域参照検出部
2a、記憶領域電源接続部2bおよび再設定部2cから
なる。電源断領域参照検出部2aは、電源断となってい
る記憶領域にプログラムアクセスが有るか否かを判断
し、プログラムアクセスが有る場合にその記憶領域を報
知する。記憶領域電源接続部2bは、電源断領域参照検
出部2aから報知された記憶領域について電源供給を再
開すべく電源断領域管理表TBLの対応する記憶領域の
オフフラグを削除すると共に、対応する電源スイッチ4
をオン設定し、再設定部2cに対して電源供給を再開し
た記憶領域の内容を再設定するよう指示する。再設定部
2cでは、指示された記憶領域の内容を再設定する。
The power connection process 2 comprises a power-off area reference detection section 2a, a storage area power connection section 2b, and a resetting section 2c. The power-off area reference detection unit 2a determines whether or not there is a program access to a storage area that has been turned off, and notifies the storage area when there is a program access. The storage area power supply connection unit 2b deletes the off flag of the corresponding storage area in the power down area management table TBL and restarts the corresponding power switch in order to restart the power supply to the storage area notified from the power down area reference detection unit 2a. 4
Is turned on, and the resetting unit 2c is instructed to reset the contents of the storage area in which the power supply has been restarted. The resetting unit 2c resets the contents of the specified storage area.

【0011】このように、第1の実施の形態によれば、
使用頻度の少ない記憶領域に対応する記憶装置3の電源
供給を断ち、電源供給が絶たれている記憶領域が新たに
参照されると、その記憶領域に対応する記憶装置3の電
源供給を再開し、再開時に必要に応じてその記憶領域の
内容を再設定するようにしたので、無駄な消費電力を削
減することが可能になっている。
As described above, according to the first embodiment,
When the power supply to the storage device 3 corresponding to the storage area that is used less frequently is cut off and the storage area whose power supply is cut off is newly referred to, the power supply to the storage device 3 corresponding to the storage area is restarted. Since the contents of the storage area are reset when necessary at the time of resumption, it is possible to reduce unnecessary power consumption.

【0012】(2)第2の実施の形態 次に、図2を参照して第2の実施の形態による情報処理
システムについて説明する。この情報処理システムは、
仮想アドレス空間から物理アドレス空間に変換するアド
レス変換テーブルATTを備える。図示されていないC
PUは、このアドレス変換テーブルATTを参照して仮
想アドレスから物理アドレスへの変換を自動的に行う。
CPUはアドレス変換テーブルATTの無効なエントリ
を参照すると、アプリケーションプログラムを中断し、
例外処理プログラムを開始する。メモリ装置3は、その
記憶領域がページ毎に分割されており、各ページ毎には
それぞれ電源の切断および供給を可能にするスイッチが
設けられている。さらに、これらのスイッチのオンオフ
をプログラムから制御するためのメモリ電源制御装置5
を有する。
(2) Second Embodiment Next, an information processing system according to a second embodiment will be described with reference to FIG. This information processing system
An address conversion table ATT for converting a virtual address space to a physical address space is provided. C not shown
The PU automatically converts a virtual address to a physical address with reference to the address conversion table ATT.
When the CPU refers to an invalid entry in the address translation table ATT, the CPU suspends the application program,
Start the exception handling program. The memory device 3 has a storage area divided for each page, and each page is provided with a switch for enabling and stopping power supply. Further, a memory power control device 5 for controlling on / off of these switches from a program.
Having.

【0013】第2の実施の形態では、オペレーティング
システム(OS)に次に述べる機能要素6〜9が含まれ
る。6は参照頻度検出部であり、記憶領域の参照頻度を
計測し、参照頻度の少ないメモリ領域を検出した際に、
その領域の電源を絶つために、電源断処理部7を起動す
る。参照頻度の計測方法は、仮想アドレス方式のページ
ング処理の一部として、当業者にとって周知慣用の技術
であるからその詳細については省略するが、通常の仮想
アドレス方式で行われている処理と相違する点は、参照
頻度の低いメモリ領域を検出したのち、それらの記憶領
域に対して電源断処理部7を適用することにある。
In the second embodiment, an operating system (OS) includes functional elements 6 to 9 described below. Reference numeral 6 denotes a reference frequency detection unit that measures the reference frequency of the storage area and detects a memory area with a low reference frequency.
In order to cut off the power in that area, the power cutoff unit 7 is started. The method of measuring the reference frequency is a common technique well known to those skilled in the art as a part of the paging process of the virtual address method, and thus the detailed description thereof is omitted, but is different from the process performed by the normal virtual address method. The point is that after detecting memory areas with low reference frequency, the power-off processing unit 7 is applied to those memory areas.

【0014】電源断処理部7は、参照頻度検出部6が決
定した低頻度記憶領域に対応するアドレス変換テーブル
ATTのエントリを無効にし、電源断領域一覧表10に
その領域を登録する。また、低頻度記憶領域に対応する
メモリ装置3の電源を切断するために、電源断命令と電
源を切断するアドレスをメモリ電源制御装置5に送出す
る。メモリ電源制御装置5では、電源断命令と切断アド
レスを受け取ると、この切断アドレスに対応するメモリ
装置3の電源を切断する。
The power-off processing section 7 invalidates the entry of the address translation table ATT corresponding to the low-frequency storage area determined by the reference frequency detecting section 6 and registers the area in the power-off area list 10. Further, in order to turn off the power of the memory device 3 corresponding to the low-frequency storage area, the power-off instruction and the address for turning off the power are sent to the memory power control device 5. Upon receiving the power-off instruction and the cut-off address, the memory power control device 5 turns off the power of the memory device 3 corresponding to the cut-off address.

【0015】電源断領域参照検出部8は、電源断処理部
7により電源が切断されている記憶領域に対応するアド
レス変換テーブルATTのエントリは無効になっている
ので、アプリケーションプログラムがその領域を参照す
ると、例外処理プログラムが起動される。この例外プロ
グラムが電源断領域参照検出部8である。電源断領域検
出部8は、例外が発生したアドレスが電源断領域一覧表
に登録されているか否かを調べ、登録されていない場合
には通常の例外処理を行い、登録されている場合には電
源接続処理部9を起動する。
The power-off area reference detecting section 8 makes the entry of the address conversion table ATT corresponding to the storage area whose power is turned off by the power-off processing section 7 invalid, so that the application program refers to the area. Then, the exception processing program is started. This exception program is the power-off area reference detection unit 8. The power-off area detection unit 8 checks whether or not the address where the exception has occurred is registered in the power-off area list. If the address is not registered, the power-off area detection unit 8 performs normal exception processing. The power connection processing unit 9 is started.

【0016】電源接続処理部9は、電源断領域参照検出
部8で検出した領域に対応するメモリ装置3の電源を接
続するために、電源接続命令と電源を接続するアドレス
をメモリ電源制御装置5に送出する。メモリ電源制御装
置5は、電源接続命令と接続アドレスを受け取ると、接
続アドレスに対応するメモリ装置の電源を接続する一
方、電源接続した記憶領域の記録を電源断領域一覧表1
0から削除する。そして、電源を接続した記憶領域の内
容を再設定する必要がある場合には、図示されていない
再設定部を起動し、メモリの内容を再設定する。電源接
続処理が終了した後は、中断していたアプリケーション
プログラムを続行する。再設定部(図示略)では、再設
定指示された記憶領域に設定すべき内容を二次記憶装置
などから読み出して再設定するものである。
The power supply connection processing unit 9 transmits a power supply connection command and an address for connecting the power supply to the memory power supply control unit 5 in order to connect the power supply of the memory device 3 corresponding to the area detected by the power supply cutoff area reference detection unit 8. To send to. Upon receiving the power supply connection command and the connection address, the memory power supply control device 5 connects the power supply of the memory device corresponding to the connection address, and records the power-connected storage area in the power-off area list 1.
Delete from 0. Then, when it is necessary to reset the contents of the storage area to which the power is connected, a reset unit (not shown) is activated to reset the contents of the memory. After the power connection process is completed, the suspended application program is continued. The resetting section (not shown) reads the contents to be set in the storage area instructed to be reset from the secondary storage device or the like and resets them.

【0017】上記構成によれば、メモリ装置3の参照頻
度に基づいて、メモリ装置3の電源を制御しているの
で、アプリケーションプログラムで重要度の低いメモリ
領域への電源供給を行わなくてすむ。従って、アプリケ
ーションプログラムで実際に使われている機能に必要な
量の電力でシステムを駆動することができるので、無駄
な消費電力を削減することができる。さらに、第2の実
施の形態では、アドレス変換テーブルATTにより電源
断領域への参照を検出しているので、電源断領域への参
照の検出を仮想記憶管理の一部として扱えるようにな
り、ページサイズ単位での電源管理が可能になるという
効果もある。
According to the above configuration, since the power supply of the memory device 3 is controlled based on the reference frequency of the memory device 3, it is not necessary for the application program to supply power to the less important memory area. Therefore, the system can be driven with the amount of power required for the function actually used in the application program, so that unnecessary power consumption can be reduced. Further, in the second embodiment, since the reference to the power-off area is detected by the address conversion table ATT, the detection of the reference to the power-off area can be handled as a part of the virtual memory management, and There is also an effect that power management can be performed in units of size.

【0018】なお、上述した参照頻度検出部6として、
周知の仮想空間管理機構で用いられている方式を過程し
たが、メモリ領域の解放を明示的に指定するようなシス
テムの場合、解放時にそのメモリ領域に対する電源断処
理部を起動するようにしてもよい。また、上述した電源
接続処理部9では、プログラムが、メモリ電源制御装置
に電源接続要求を送り、電源接続を行っていたが、これ
に替えて、電源断領域への参照をハードウエアにより検
出し、自動的に電源の接続を行うようにしても勿論可能
である。
The above-mentioned reference frequency detection unit 6 includes
Although the system used in the well-known virtual space management mechanism has been processed, in the case of a system in which the release of a memory area is explicitly specified, the power-off processing unit for that memory area may be activated at the time of release. Good. In the power connection processing unit 9 described above, the program sends a power connection request to the memory power control device to perform power connection. Instead, the program detects a reference to the power cutoff region by hardware. It is of course possible to automatically connect the power supply.

【0019】[0019]

【発明の効果】本発明によれば、使用頻度の少ない記憶
領域への電源供給を断ち、電源供給が絶たれている記憶
領域が新たに参照されると、その記憶領域に電源供給を
再開し、再開時に必要に応じてその記憶領域の内容を再
設定するので、アプリケーションプログラムで実際に使
われている機能に必要な量の電力でシステムを駆動する
ことができる結果、無駄な消費電力を削減することがで
きる。
According to the present invention, power supply to a storage area that is used less frequently is cut off, and when a storage area that has been cut off is newly referenced, power supply to that storage area is restarted. Since the contents of the storage area are reset as needed when the system is restarted, the system can be driven with the required amount of power for the functions actually used in the application program, resulting in reduced wasteful power consumption. can do.

【図面の簡単な説明】[Brief description of the drawings]

【図1】 第1の実施の形態による機能構成を示すブロ
ック図である。
FIG. 1 is a block diagram illustrating a functional configuration according to a first embodiment.

【図2】 第2の実施の形態による機能構成を示すブロ
ック図である。
FIG. 2 is a block diagram illustrating a functional configuration according to a second embodiment.

【符号の説明】[Explanation of symbols]

1 電源断処理(電源遮断手段) 1a 参照頻度検出部 1b 記憶領域電源断処理部 2 電源接続処理(電源接続手段) 2a 電源断領域参照検出部(参照検出手段) 2b 記憶領域電源接続部(接続制御手段) 2c 再設定部(再設定手段) 3 記憶装置 4 電源スイッチ TBL 電源断領域管理表(状態管理テーブル) Reference Signs List 1 power cut-off processing (power cut-off means) 1a reference frequency detection unit 1b storage area power cut-off processing unit 2 power supply connection processing (power connection means) 2a power cut-off area reference detection unit (reference detection means) 2b storage area power supply connection unit (connection Control means) 2c resetting section (resetting means) 3 storage device 4 power switch TBL power cut area management table (state management table)

Claims (5)

【特許請求の範囲】[Claims] 【請求項1】 複数の記憶領域から形成される記憶装置
を備える情報処理機器において、 前記複数の記憶領域の内、使用頻度の少ない記憶領域を
検出して当該記憶領域への電源供給を遮断する電源遮断
手段と、 この電源遮断手段により電源供給が断たれた記憶領域に
対して参照要求が生じた場合に電源を接続する電源接続
手段と、 この電源接続手段により電源供給が再開された記憶領域
について、必要に応じてその記憶領域の内容を再設定す
る再設定手段とを具備することを特徴とする省電力メモ
リ管理システム。
An information processing apparatus including a storage device formed from a plurality of storage areas, wherein a storage area that is used less frequently is detected from among the plurality of storage areas, and power supply to the storage area is shut off. Power supply cutoff means; power supply connection means for connecting a power supply when a reference request is made to a storage area to which power supply has been cut off by the power supply cutoff means; And a resetting means for resetting the contents of the storage area as necessary.
【請求項2】 前記記憶装置は、複数の記憶領域毎に電
源スイッチを備え、前記電源遮断手段の指示に応じて対
応する電源スイッチをオフ設定することを特徴とする請
求項1記載の省電力メモリ管理システム。
2. The power saving apparatus according to claim 1, wherein the storage device includes a power switch for each of a plurality of storage areas, and sets a corresponding power switch to off in response to an instruction from the power cutoff unit. Memory management system.
【請求項3】 前記電源遮断手段は、複数の記憶領域毎
に電源のオンオフ状態を表わす状態管理テーブルを備
え、電源供給を遮断した記憶領域について電源オフ状態
を示すフラグを設定することを特徴とする請求項1記載
の省電力メモリ管理システム。
3. The power supply shut-off means includes a state management table indicating an on / off state of a power supply for each of a plurality of storage areas, and sets a flag indicating a power-off state for the storage area for which power supply is cut off. 2. The power-saving memory management system according to claim 1, wherein:
【請求項4】 前記電源接続手段は、 電源断となっている記憶領域にプログラムアクセスが有
るか否かを判断し、プログラムアクセスが有る場合にそ
の記憶領域を報知する参照検出手段と、 この参照検出手段から報知される記憶領域について電源
供給を再開すべく、複数の記憶領域毎に電源のオンオフ
状態を表わす状態管理テーブル中の対応する記憶領域の
フラグを削除すると共に、対応する電源スイッチをオン
設定する接続制御手段とを具備することを特徴とする請
求項1記載の省電力メモリ管理システム。
4. The power supply connection means determines whether or not there is a program access to a storage area whose power is turned off, and, when there is a program access, a reference detection means for notifying the storage area; In order to restart the power supply to the storage area notified from the detection means, the flag of the corresponding storage area in the state management table indicating the power on / off state of each of the plurality of storage areas is deleted, and the corresponding power switch is turned on. 2. The power-saving memory management system according to claim 1, further comprising connection control means for setting.
【請求項5】 前記電源遮断手段、電源接続手段および
再設定手段が情報処理機器のオペレーティングシステム
に含まれることを特徴とする請求項1記載の省電力メモ
リ管理システム。
5. The power-saving memory management system according to claim 1, wherein said power cut-off means, power connection means, and resetting means are included in an operating system of the information processing device.
JP11013570A 1999-01-21 1999-01-21 Power-saving memory management system Pending JP2000215100A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP11013570A JP2000215100A (en) 1999-01-21 1999-01-21 Power-saving memory management system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP11013570A JP2000215100A (en) 1999-01-21 1999-01-21 Power-saving memory management system

Publications (1)

Publication Number Publication Date
JP2000215100A true JP2000215100A (en) 2000-08-04

Family

ID=11836838

Family Applications (1)

Application Number Title Priority Date Filing Date
JP11013570A Pending JP2000215100A (en) 1999-01-21 1999-01-21 Power-saving memory management system

Country Status (1)

Country Link
JP (1) JP2000215100A (en)

Cited By (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003045189A (en) * 2001-07-31 2003-02-14 Fujitsu Ltd Semiconductor memory
JP2007086909A (en) * 2005-09-20 2007-04-05 Nec Corp Computer, portable terminal device, power-controlling method, and power-controlling program
JP2009104247A (en) * 2007-10-19 2009-05-14 Ricoh Co Ltd Virtual storage control device, virtual storage control method, virtual storage control program, and recording medium
JP2009122733A (en) * 2007-11-12 2009-06-04 Hitachi Ltd Power control method, computer system, and program
JP2009151537A (en) * 2007-12-20 2009-07-09 Canon Inc Data processor and data processing method
JP2009211153A (en) * 2008-02-29 2009-09-17 Toshiba Corp Memory device, information processing apparatus, and electric power controlling method
JP2010146181A (en) * 2008-12-17 2010-07-01 Fujitsu Ltd Execution file creation device
WO2011010197A1 (en) 2009-07-21 2011-01-27 Toyota Jidosha Kabushiki Kaisha Power-saving system and control method for the same
JP2011039904A (en) * 2009-08-17 2011-02-24 Fujitsu Ltd Relay device, mac address search method
JP2011134288A (en) * 2009-01-19 2011-07-07 Fujitsu Ltd Code generation device and code generation method
JP2013030024A (en) * 2011-07-28 2013-02-07 Toshiba Corp Information processing device
JP2014006895A (en) * 2012-05-31 2014-01-16 Semiconductor Energy Lab Co Ltd Memory management system and program
US8745426B2 (en) 2010-07-22 2014-06-03 Hitachi, Ltd. Information processing apparatus and power saving memory management method with an upper limit of task area units that may be simultaneously powered
WO2016043272A1 (en) * 2014-09-19 2016-03-24 株式会社 東芝 Memory system and cache memory

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5635228A (en) * 1979-08-31 1981-04-07 Fujitsu Ltd Power supply system for memory device
JPH04230508A (en) * 1990-10-29 1992-08-19 Internatl Business Mach Corp <Ibm> Apparatus and method for controlling electric power with page arrangment control
JPH086881A (en) * 1994-06-22 1996-01-12 Chubu Nippon Denki Software Kk Memory control method and memory control system of communication processor
JPH09212416A (en) * 1995-11-30 1997-08-15 Toshiba Corp Computer system and its power managing method

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5635228A (en) * 1979-08-31 1981-04-07 Fujitsu Ltd Power supply system for memory device
JPH04230508A (en) * 1990-10-29 1992-08-19 Internatl Business Mach Corp <Ibm> Apparatus and method for controlling electric power with page arrangment control
JPH086881A (en) * 1994-06-22 1996-01-12 Chubu Nippon Denki Software Kk Memory control method and memory control system of communication processor
JPH09212416A (en) * 1995-11-30 1997-08-15 Toshiba Corp Computer system and its power managing method

Cited By (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP2003045189A (en) * 2001-07-31 2003-02-14 Fujitsu Ltd Semiconductor memory
JP2007086909A (en) * 2005-09-20 2007-04-05 Nec Corp Computer, portable terminal device, power-controlling method, and power-controlling program
JP2009104247A (en) * 2007-10-19 2009-05-14 Ricoh Co Ltd Virtual storage control device, virtual storage control method, virtual storage control program, and recording medium
JP2009122733A (en) * 2007-11-12 2009-06-04 Hitachi Ltd Power control method, computer system, and program
JP2009151537A (en) * 2007-12-20 2009-07-09 Canon Inc Data processor and data processing method
JP2009211153A (en) * 2008-02-29 2009-09-17 Toshiba Corp Memory device, information processing apparatus, and electric power controlling method
JP2010146181A (en) * 2008-12-17 2010-07-01 Fujitsu Ltd Execution file creation device
JP2011134288A (en) * 2009-01-19 2011-07-07 Fujitsu Ltd Code generation device and code generation method
WO2011010197A1 (en) 2009-07-21 2011-01-27 Toyota Jidosha Kabushiki Kaisha Power-saving system and control method for the same
DE112010003036B4 (en) * 2009-07-21 2015-02-05 Toyota Jidosha Kabushiki Kaisha Energy saving system and control method for this
US8423242B2 (en) 2009-07-21 2013-04-16 Toyota Jidosha Kabushiki Kaisha Power-saving system and control method for the same
DE112010003036T5 (en) 2009-07-21 2013-04-18 Toyota Jidosha Kabushiki Kaisha Energy saving system and control method for this
JP2011039904A (en) * 2009-08-17 2011-02-24 Fujitsu Ltd Relay device, mac address search method
US8719361B2 (en) 2009-08-17 2014-05-06 Fujitsu Limited Relay device, MAC address search method
US8745426B2 (en) 2010-07-22 2014-06-03 Hitachi, Ltd. Information processing apparatus and power saving memory management method with an upper limit of task area units that may be simultaneously powered
JP2013030024A (en) * 2011-07-28 2013-02-07 Toshiba Corp Information processing device
JP2014006895A (en) * 2012-05-31 2014-01-16 Semiconductor Energy Lab Co Ltd Memory management system and program
JP2017220244A (en) * 2012-05-31 2017-12-14 株式会社半導体エネルギー研究所 Memory management system
WO2016043272A1 (en) * 2014-09-19 2016-03-24 株式会社 東芝 Memory system and cache memory
JP2016062503A (en) * 2014-09-19 2016-04-25 株式会社東芝 Memory system and cache memory
US9792972B2 (en) 2014-09-19 2017-10-17 Kabushiki Kaisha Toshiba Memory system and cache memory

Similar Documents

Publication Publication Date Title
JP3213208B2 (en) Information processing apparatus and control method thereof
US6832311B2 (en) Information processing system and resume processing method used in the system
TWI528284B (en) Method for switching operating system and electronic apparatus using thereof
US20090292934A1 (en) Integrated circuit with secondary-memory controller for providing a sleep state for reduced power consumption and method therefor
JP2000215100A (en) Power-saving memory management system
JPH077317B2 (en) System restart device
PL193918B1 (en) Information handling system with an interrupt/resume operation
JPH11161385A (en) Computer system and its system state control method
JP2003195989A (en) Computer device, power source supply control method and program
JPH09237463A (en) Hard disk control method and information processing device
US10394307B2 (en) Information processing apparatus, information processing method, and program
JP2000010907A (en) Information processor
US7240189B2 (en) Fast resume to normal operation of a computer in a power saving mode
TWI485623B (en) Method for fast resuming computer system and computer system
JPH10198469A (en) Computer system and hibernation controlling method for the system
JPH0997128A (en) Information-processing system
JP3238097B2 (en) Computer system and data save control method in the system
JP2003085041A (en) Disc cache system
JP2004021603A (en) Electronic apparatus and suspending/resuming method
JP3961669B2 (en) Computer system and data transfer control method
JP2000172386A (en) Computer system and method for managing memory power supply
JP4503003B2 (en) Power supply backup system and electronic device having the same
JP2000100054A (en) Secondary storage device
JP2003241862A (en) Information processing system and its state transition control method
JP5913770B2 (en) Method for controlling the power state of a storage device comprising a rotating disk and portable computer

Legal Events

Date Code Title Description
A02 Decision of refusal

Free format text: JAPANESE INTERMEDIATE CODE: A02

Effective date: 20011023