JP2000122848A5 - - Google Patents

Download PDF

Info

Publication number
JP2000122848A5
JP2000122848A5 JP1999278472A JP27847299A JP2000122848A5 JP 2000122848 A5 JP2000122848 A5 JP 2000122848A5 JP 1999278472 A JP1999278472 A JP 1999278472A JP 27847299 A JP27847299 A JP 27847299A JP 2000122848 A5 JP2000122848 A5 JP 2000122848A5
Authority
JP
Japan
Prior art keywords
status field
flag information
floating point
alternative
speculative
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
JP1999278472A
Other languages
English (en)
Japanese (ja)
Other versions
JP4219507B2 (ja
JP2000122848A (ja
Filing date
Publication date
Priority claimed from US09/169,482 external-priority patent/US6370639B1/en
Application filed filed Critical
Publication of JP2000122848A publication Critical patent/JP2000122848A/ja
Publication of JP2000122848A5 publication Critical patent/JP2000122848A5/ja
Application granted granted Critical
Publication of JP4219507B2 publication Critical patent/JP4219507B2/ja
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

JP27847299A 1998-10-10 1999-09-30 コンピュータ動作方法 Expired - Fee Related JP4219507B2 (ja)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US169482 1998-10-10
US09/169,482 US6370639B1 (en) 1998-10-10 1998-10-10 Processor architecture having two or more floating-point status fields

Publications (3)

Publication Number Publication Date
JP2000122848A JP2000122848A (ja) 2000-04-28
JP2000122848A5 true JP2000122848A5 (https=) 2006-11-09
JP4219507B2 JP4219507B2 (ja) 2009-02-04

Family

ID=22615891

Family Applications (1)

Application Number Title Priority Date Filing Date
JP27847299A Expired - Fee Related JP4219507B2 (ja) 1998-10-10 1999-09-30 コンピュータ動作方法

Country Status (2)

Country Link
US (1) US6370639B1 (https=)
JP (1) JP4219507B2 (https=)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6604188B1 (en) 1999-10-20 2003-08-05 Transmeta Corporation Pipeline replay support for multi-cycle operations wherein all VLIW instructions are flushed upon detection of a multi-cycle atom operation in a VLIW instruction
US6728865B1 (en) 1999-10-20 2004-04-27 Transmeta Corporation Pipeline replay support for unaligned memory operations
US6804769B1 (en) * 2000-02-18 2004-10-12 Hewlett-Packard Development Company, L.P. Unified buffer for tracking disparate long-latency operations in a microprocessor
US6826682B1 (en) * 2000-06-26 2004-11-30 Transmeta Corporation Floating point exception handling in pipelined processor using special instruction to detect generated exception and execute instructions singly from known correct state
US6941449B2 (en) * 2002-03-04 2005-09-06 Hewlett-Packard Development Company, L.P. Method and apparatus for performing critical tasks using speculative operations
US20040143821A1 (en) * 2003-01-21 2004-07-22 Sun Microsystems, Inc. Method and structure for converting data speculation to control speculation
US20040221274A1 (en) * 2003-05-02 2004-11-04 Bross Kevin W. Source-transparent endian translation
US7711928B2 (en) * 2004-03-31 2010-05-04 Oracle America, Inc. Method and structure for explicit software control using scoreboard status information
US20070006195A1 (en) * 2004-03-31 2007-01-04 Christof Braun Method and structure for explicit software control of data speculation
US20170212763A1 (en) * 2014-07-25 2017-07-27 Hewlettt Packard Enterprise Development Lp Exception handling predicate register
US9971604B2 (en) * 2015-02-26 2018-05-15 International Business Machines Corporation History buffer for multiple-field registers
US10067766B2 (en) 2015-02-26 2018-09-04 International Business Machines Corporation History buffer with hybrid entry support for multiple-field registers
US9996353B2 (en) 2015-02-26 2018-06-12 International Business Machines Corporation Universal history buffer to support multiple register types
US10108423B2 (en) * 2015-03-25 2018-10-23 International Business Machines Corporation History buffer with single snoop tag for multiple-field registers
EP4127937A1 (en) 2020-03-27 2023-02-08 Sysdig, Inc. Dynamic instrumentation via user-level mechanisms
US12493543B2 (en) 2021-10-29 2025-12-09 Sysdig, Inc. Dynamic instrumentation to capture cleartext from transformed communications

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5125092A (en) * 1989-01-09 1992-06-23 International Business Machines Corporation Method and apparatus for providing multiple condition code fields to to allow pipelined instructions contention free access to separate condition codes
US5574872A (en) * 1991-12-10 1996-11-12 Intel Corporation Method and apparatus for controlling the saving of pipelines in pipelined processors during trap handling
US5826069A (en) * 1993-09-27 1998-10-20 Intel Corporation Having write merge and data override capability for a superscalar processing device
US5574942A (en) * 1994-02-28 1996-11-12 Intel Corporation Hybrid execution unit for complex microprocessor
US5701508A (en) * 1995-12-19 1997-12-23 Intel Corporation Executing different instructions that cause different data type operations to be performed on single logical register file
US5835748A (en) * 1995-12-19 1998-11-10 Intel Corporation Method for executing different sets of instructions that cause a processor to perform different data type operations on different physical registers files that logically appear to software as a single aliased register file
US6151669A (en) * 1998-10-10 2000-11-21 Institute For The Development Of Emerging Architectures, L.L.C. Methods and apparatus for efficient control of floating-point status register

Similar Documents

Publication Publication Date Title
JP2000122848A5 (https=)
JP2000122849A5 (https=)
Moudgill et al. Register renaming and dynamic speculation: an alternative approach
US20110238962A1 (en) Register Checkpointing for Speculative Modes of Execution in Out-of-Order Processors
US20120151465A1 (en) Autonomic Method and Apparatus for Hardware Assist for Patching Code
US7620799B2 (en) Using a modified value GPR to enhance lookahead prefetch
US6442679B1 (en) Apparatus and method for guard outcome prediction
WO1999026132A3 (en) Processor configured to generate lookahead results from collapsed moves, compares and simple arithmetic instructions
US10929141B1 (en) Selective use of taint protection during speculative execution
US9135005B2 (en) History and alignment based cracking for store multiple instructions for optimizing operand store compare penalties
EP3834083B1 (en) Commit logic and precise exceptions in explicit dataflow graph execution architectures
CN102184127B (zh) 一种实现处理器预执行的方法及相应的装置
EP1576464A1 (en) In-order multithreading recycle and dispatch mechanism
JPH07152559A (ja) パイプ制御及びレジスタ変換機能を増強したスーパースカラーパイプライン式のプロセッサ
CN110515656B (zh) 一种casp指令的执行方法、微处理器及计算机设备
CN101151591A (zh) 经由用于条件评估的使者指令的条件指令执行
US5748937A (en) Computer system that maintains processor ordering consistency by snooping an external bus for conflicts during out of order execution of memory access instructions
US20170109093A1 (en) Method and apparatus for writing a portion of a register in a microprocessor
US10073699B2 (en) Processing instructions in parallel with waw hazards and via a distributed history buffer in a microprocessor having a multi-execution slice architecture
CN111344669A (zh) 用于存储融合的系统和方法
US20060277398A1 (en) Method and apparatus for instruction latency tolerant execution in an out-of-order pipeline
CN101147125A (zh) 用于直接累积未调准数据的可写入分段字的架构型寄存器
US11803388B2 (en) Apparatus and method for predicting source operand values and optimized processing of instructions
US11175916B2 (en) System and method for a lightweight fencing operation
US6898696B1 (en) Method and system for efficiently restoring a processor's execution state following an interrupt caused by an interruptible instruction