JP2000082760A5 - - Google Patents
Download PDFInfo
- Publication number
- JP2000082760A5 JP2000082760A5 JP1999155704A JP15570499A JP2000082760A5 JP 2000082760 A5 JP2000082760 A5 JP 2000082760A5 JP 1999155704 A JP1999155704 A JP 1999155704A JP 15570499 A JP15570499 A JP 15570499A JP 2000082760 A5 JP2000082760 A5 JP 2000082760A5
- Authority
- JP
- Japan
- Prior art keywords
- semiconductor chip
- back surface
- pattern
- circuit board
- wiring pattern
- Prior art date
- Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
- Pending
Links
Images
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP11155704A JP2000082760A (ja) | 1998-06-25 | 1999-06-02 | 半導体装置 |
Applications Claiming Priority (3)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| JP10-178513 | 1998-06-25 | ||
| JP17851398 | 1998-06-25 | ||
| JP11155704A JP2000082760A (ja) | 1998-06-25 | 1999-06-02 | 半導体装置 |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| JP2000082760A JP2000082760A (ja) | 2000-03-21 |
| JP2000082760A5 true JP2000082760A5 (enExample) | 2006-03-09 |
Family
ID=26483632
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| JP11155704A Pending JP2000082760A (ja) | 1998-06-25 | 1999-06-02 | 半導体装置 |
Country Status (1)
| Country | Link |
|---|---|
| JP (1) | JP2000082760A (enExample) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| KR100386634B1 (ko) * | 2000-12-29 | 2003-06-02 | 앰코 테크놀로지 코리아 주식회사 | 비지에이 패키지용 기판의 습기 배출공 형성방법 |
| US7164192B2 (en) * | 2003-02-10 | 2007-01-16 | Skyworks Solutions, Inc. | Semiconductor die package with reduced inductance and reduced die attach flow out |
| JP5071035B2 (ja) * | 2007-10-19 | 2012-11-14 | セイコーエプソン株式会社 | 圧電デバイス |
| JP2011044747A (ja) * | 2010-11-29 | 2011-03-03 | Renesas Electronics Corp | 半導体装置の製造方法 |
| JP2012124537A (ja) * | 2012-03-26 | 2012-06-28 | Renesas Electronics Corp | 半導体装置 |
-
1999
- 1999-06-02 JP JP11155704A patent/JP2000082760A/ja active Pending
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| US7851894B1 (en) | System and method for shielding of package on package (PoP) assemblies | |
| US6448639B1 (en) | Substrate having specific pad distribution | |
| KR100391093B1 (ko) | 히트 싱크가 부착된 볼 그리드 어레이 패키지 | |
| JP2755252B2 (ja) | 半導体装置用パッケージ及び半導体装置 | |
| US6084295A (en) | Semiconductor device and circuit board used therein | |
| US7180012B2 (en) | Module part | |
| KR100458832B1 (ko) | 리드리스 칩 캐리어의 설계 및 구조 | |
| EP0863549B1 (en) | Semiconductor device comprising a wiring substrate | |
| KR970706604A (ko) | 반도체 장치 및 그의 실장 구조체(Semiconductor Device and lit Mounting Structure) | |
| KR20080031119A (ko) | 반도체 장치 | |
| US6521845B1 (en) | Thermal spreading enhancements for motherboards using PBGAs | |
| US8138608B2 (en) | Integrated circuit package substrate having configurable bond pads | |
| KR100300922B1 (ko) | 반도체장치 | |
| JP2000082760A5 (enExample) | ||
| JP4020795B2 (ja) | 半導体装置 | |
| JP4026188B2 (ja) | プリント配線板 | |
| JP2002359316A5 (enExample) | ||
| JP3519285B2 (ja) | 半導体装置 | |
| US10356911B2 (en) | Electronic device module and method of manufacturing the same | |
| JP3912445B2 (ja) | 半導体装置 | |
| JP2803656B2 (ja) | 半導体装置 | |
| KR100850286B1 (ko) | 전자소자가 장착된 반도체 칩 패키지 및 이를 구비하는집적회로 모듈 | |
| JP4934915B2 (ja) | 半導体装置 | |
| JP2000082760A (ja) | 半導体装置 | |
| JP3296168B2 (ja) | 半導体装置 |