JP2000058745A - Power semiconductor module - Google Patents

Power semiconductor module

Info

Publication number
JP2000058745A
JP2000058745A JP10224029A JP22402998A JP2000058745A JP 2000058745 A JP2000058745 A JP 2000058745A JP 10224029 A JP10224029 A JP 10224029A JP 22402998 A JP22402998 A JP 22402998A JP 2000058745 A JP2000058745 A JP 2000058745A
Authority
JP
Japan
Prior art keywords
wire
plating film
thickness
semiconductor element
external electrode
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Pending
Application number
JP10224029A
Other languages
Japanese (ja)
Inventor
Masahiro Koizumi
正博 小泉
Ryoichi Kajiwara
良一 梶原
Kazuya Takahashi
和弥 高橋
Toshiaki Morita
俊章 守田
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Hitachi Ltd
Original Assignee
Hitachi Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Hitachi Ltd filed Critical Hitachi Ltd
Priority to JP10224029A priority Critical patent/JP2000058745A/en
Publication of JP2000058745A publication Critical patent/JP2000058745A/en
Pending legal-status Critical Current

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/26Layer connectors, e.g. plate connectors, solder or adhesive layers; Manufacturing methods related thereto
    • H01L2224/31Structure, shape, material or disposition of the layer connectors after the connecting process
    • H01L2224/32Structure, shape, material or disposition of the layer connectors after the connecting process of an individual layer connector
    • H01L2224/321Disposition
    • H01L2224/32151Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/32221Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/32225Disposition the layer connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/4501Shape
    • H01L2224/45012Cross-sectional shape
    • H01L2224/45015Cross-sectional shape being circular
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45117Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 400°C and less than 950°C
    • H01L2224/45124Aluminium (Al) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/44Structure, shape, material or disposition of the wire connectors prior to the connecting process
    • H01L2224/45Structure, shape, material or disposition of the wire connectors prior to the connecting process of an individual wire connector
    • H01L2224/45001Core members of the connector
    • H01L2224/45099Material
    • H01L2224/451Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/45138Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/45144Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/4805Shape
    • H01L2224/4809Loop shape
    • H01L2224/48091Arched
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/481Disposition
    • H01L2224/48151Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/48221Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/48225Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/48227Connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation connecting the wire to a bond pad of the item
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/4847Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond
    • H01L2224/48472Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a wedge bond the other connecting portion not on the bonding area also being a wedge bond, i.e. wedge-to-wedge
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48599Principal constituent of the connecting portion of the wire connector being Gold (Au)
    • H01L2224/486Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48638Principal constituent of the connecting portion of the wire connector being Gold (Au) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48644Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/485Material
    • H01L2224/48505Material at the bonding interface
    • H01L2224/48699Principal constituent of the connecting portion of the wire connector being Aluminium (Al)
    • H01L2224/487Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/48738Principal constituent of the connecting portion of the wire connector being Aluminium (Al) with a principal constituent of the bonding area being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/48744Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4901Structure
    • H01L2224/4903Connectors having different sizes, e.g. different diameters
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/49Structure, shape, material or disposition of the wire connectors after the connecting process of a plurality of wire connectors
    • H01L2224/4905Shape
    • H01L2224/49051Connectors having different shapes
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/73Means for bonding being of different types provided for in two or more of groups H01L2224/10, H01L2224/18, H01L2224/26, H01L2224/34, H01L2224/42, H01L2224/50, H01L2224/63, H01L2224/71
    • H01L2224/732Location after the connecting process
    • H01L2224/73251Location after the connecting process on different surfaces
    • H01L2224/73265Layer and wire connectors
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/85201Compression bonding
    • H01L2224/85205Ultrasonic bonding
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/8538Bonding interfaces outside the semiconductor or solid-state body
    • H01L2224/85399Material
    • H01L2224/854Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof
    • H01L2224/85438Material with a principal constituent of the material being a metal or a metalloid, e.g. boron (B), silicon (Si), germanium (Ge), arsenic (As), antimony (Sb), tellurium (Te) and polonium (Po), and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/85444Gold (Au) as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01004Beryllium [Be]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01006Carbon [C]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01028Nickel [Ni]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01078Platinum [Pt]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01327Intermediate phases, i.e. intermetallics compounds
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/181Encapsulation

Abstract

PROBLEM TO BE SOLVED: To improve the joining strengths between Al wires and Au wires by deciding the thicknesses of plated Au films which are the external electrodes to which the Al wires are joined within a specific range. SOLUTION: A power semiconductor element 9 is mounted on a metallic base 1 through a heat sink 4 and a resin substrate mounted with a semiconductor element 8 is stuck to the base 1 through an insulating layer 2. External electrodes 5 each of which is composed of a plated Ni film 13 and an Au film 12 are formed on the base 1 and substrate 3 and electrically connected to the pads of the semiconductor elements 9 and 8 through Au wires 6 and Al wires 7. The thicknesses of the plated Au films 12 are decided within the range of <=0.2 μm or >=0.9 μm. Therefore, the reliability of the moisture resistance of the joints between the Al wires 7 and Au wires 6 can be improved and a highly reliable IPM can be obtained, because the corrosion resistance of the intermetallic compound formed on the phase boundary is improved.

Description

【発明の詳細な説明】DETAILED DESCRIPTION OF THE INVENTION

【0001】[0001]

【発明の属する技術分野】本発明はドライバIC及びパ
ワー半導体素子等がモジュール化されたインテリジェン
トパワーモジュール(IPM)等のパワー半導体モジュ
ールに関する。
The present invention relates to a power semiconductor module such as an intelligent power module (IPM) in which a driver IC, a power semiconductor element and the like are modularized.

【0002】[0002]

【従来の技術】パワーデバイスを含むパワーエレクトロ
ニクスは、小型・高性能化・高機能化,高信頼化やユー
ザーの使いやすさの向上を目的とした開発が活発化して
いる。近年、駆動回路や各種の制御および保護回路・ア
ラーム機能などを内蔵したIPM(Intelligent Power
Module)の開発も著しい。
2. Description of the Related Art Power electronics, including power devices, are being actively developed for the purpose of miniaturization, high performance, high functionality, high reliability, and improvement of user-friendliness. In recent years, IPMs (Intelligent Power Systems) with built-in drive circuits, various control and protection circuits, alarm functions, etc.
Module) has also been remarkably developed.

【0003】IPMの構造は、大別すると前述したよう
な各種の機能を持たせるための回路部が形成されている
基板と、モータを回転させるための電流を印加するパワ
ー半導体素子が搭載された基板とが混在され、モジュー
ル化されている。
[0003] The structure of the IPM is roughly divided into a substrate on which a circuit portion for providing various functions as described above is formed, and a power semiconductor element for applying a current for rotating a motor is mounted. Substrates are mixed and modularized.

【0004】図5は従来のIPMの概略断面図である。
放熱板4に固着されたパワー半導体素子9が金属ベース
1上に搭載され、レジンモールド10によって被覆され
た半導体素子8が接続された樹脂基板3が絶縁層2を介
して金属ベース1上に固着され、パワー半導体素子上の
パッドと樹脂基板3上に形成されている外部電極5と
は、直径300μmのAlワイヤ7で電気的接続がなさ
れている構造である。また、モールド内の半導体素子8
上のパッドとリードフレーム11上に形成されているA
uめっき外部電極とは、直径30μmのAuワイヤ6で
接続されている。近年、IPMの小型化を図ることを目
的に、モールドされていない半導体素子(以後ベアチッ
プと称す)を直接樹脂基板上に搭載する試みが検討され
ている。この構造では、樹脂基板上にAuワイヤならび
にAlワイヤが接続されるAuめっき膜の外部電極が形
成されることになる。一般に外部電極は、Cu等の配線
膜上にNiめっき層を形成した後、Auめっき膜が最表
面に形成されている。Niめっき膜は、モジュール作製
プロセスにおける加熱時のAu表面へのCuの拡散を防
止するために適用されている。Au及びAlワイヤのパ
ッドと外部電極との電気的接続は、Auワイヤの場合は
ワイヤの一端に放電によってボールを形成するボールボ
ンディング法で、Alワイヤの場合はワイヤを直接超音
波と荷重によって接合する超音波ボンディング法によっ
て行われる。外部電極にAuめっき膜が用いられている
のは、Auワイヤの接続信頼性が高いためと素子の半田
付け性に優れているためである。
FIG. 5 is a schematic sectional view of a conventional IPM.
The power semiconductor element 9 fixed to the heat sink 4 is mounted on the metal base 1, and the resin substrate 3 to which the semiconductor element 8 covered by the resin mold 10 is connected is fixed on the metal base 1 via the insulating layer 2. The pads on the power semiconductor element and the external electrodes 5 formed on the resin substrate 3 are electrically connected by an Al wire 7 having a diameter of 300 μm. Also, the semiconductor element 8 in the mold
A formed on the upper pad and the lead frame 11
The u-plated external electrode is connected by an Au wire 6 having a diameter of 30 μm. In recent years, attempts have been made to mount an unmolded semiconductor element (hereinafter, referred to as a bare chip) directly on a resin substrate in order to reduce the size of the IPM. In this structure, an external electrode of an Au plating film to which the Au wire and the Al wire are connected is formed on the resin substrate. Generally, an external electrode is formed by forming a Ni plating layer on a wiring film of Cu or the like, and then forming an Au plating film on the outermost surface. The Ni plating film is applied to prevent diffusion of Cu to the Au surface during heating in the module manufacturing process. The electrical connection between the Au and Al wire pads and the external electrodes is made by a ball bonding method in which a ball is formed at one end of the wire by discharge in the case of an Au wire. This is performed by an ultrasonic bonding method. The Au plating film is used for the external electrode because the connection reliability of the Au wire is high and the solderability of the element is excellent.

【0005】[0005]

【発明が解決しようとする課題】従来のベアチップを樹
脂基板上に搭載するIPMは、前述したように樹脂基板
上にAuめっき膜の外部電極が形成される。Auめっき
膜はコストを考慮すれば可能なかぎり薄くしたいが、薄
いほどAuワイヤとの接合信頼性が低下する。したがっ
て、ワイヤとの接合信頼性を確保できるぎりぎりの厚さ
を選択せざるを得ず、その厚さは0.5〜0.8μm程度
である。
In a conventional IPM in which a bare chip is mounted on a resin substrate, external electrodes of an Au plating film are formed on the resin substrate as described above. It is desirable to make the Au plating film as thin as possible in consideration of cost. However, the thinner the Au plating film, the lower the reliability of bonding to the Au wire. Therefore, it is necessary to select a thickness as short as possible to ensure the reliability of bonding with the wire, and the thickness is about 0.5 to 0.8 μm.

【0006】一方、樹脂基板上にはAlワイヤが接続さ
れる外部電極であるAuめっき膜も形成されており、A
lワイヤの場合はAuめっき膜が薄くても接合性に優れ
ているため、Auワイヤの場合のような厚いAuめっき
膜は必要ないが、めっきプロセスのコストを考慮してA
uワイヤの場合の電極部と同じ厚さに形成される。しか
し、この厚さはAuワイヤとの接合性のみを考慮して選
択しており、AlワイヤとAuめっき膜との接合部の耐
湿信頼性については考慮されていない。すなわち、従来
のIPMは、AlワイヤとAuめっき膜との接合界面の
耐湿信頼性が著しく低く、長期間の使用でワイヤが断線
する問題があった。
On the other hand, an Au plating film as an external electrode to which an Al wire is connected is also formed on the resin substrate.
In the case of the l-wire, the bonding property is excellent even if the Au plating film is thin. Therefore, a thick Au plating film as in the case of the Au wire is not necessary.
It is formed to the same thickness as the electrode part in the case of a u wire. However, this thickness is selected in consideration of only the bonding property with the Au wire, and does not consider the moisture resistance reliability of the bonding portion between the Al wire and the Au plating film. That is, the conventional IPM has a problem that the moisture resistance reliability of the bonding interface between the Al wire and the Au plating film is extremely low, and the wire breaks after long-term use.

【0007】図6は、0.5μm の厚さのAuめっき膜
に直径300μmのA1ワイヤを超音波接合した後、ワ
イヤ接合部の耐湿信頼性を評価するため高温・高湿中に
さらした後の、ワイヤ接合部のピール強度を時間ととも
に示したものである。ピール強度は短時間で著しく低下
することがわかる。
FIG. 6 shows that an A1 wire having a diameter of 300 μm is ultrasonically bonded to an Au plating film having a thickness of 0.5 μm and then exposed to high temperature and high humidity in order to evaluate the moisture resistance reliability of the wire bonding portion. 4 shows the peel strength of the wire joint portion over time. It can be seen that the peel strength decreases significantly in a short time.

【0008】図7は耐湿信頼性試験を行った後のワイヤ
接合部界面の断面概略図であるが、界面にクラックが観
察される。
FIG. 7 is a schematic cross-sectional view of the interface of the wire bonding portion after the moisture resistance reliability test is performed. Cracks are observed at the interface.

【0009】本発明は、上記の問題を考慮してなされた
ものであり、AlワイヤとAuワイヤが混在するパワー
半導体モジュールにおいて両ワイヤの接合強度を向上す
ることを目的とする。
SUMMARY OF THE INVENTION The present invention has been made in consideration of the above problems, and has as its object to improve the bonding strength of both wires in a power semiconductor module in which Al wires and Au wires are mixed.

【0010】[0010]

【課題を解決するための手段】以下、本発明者による検
討結果を示しながら、上記目的を達成するための手段に
ついて述べる。
The means for achieving the above object will be described below while showing the results of a study by the present inventors.

【0011】Auめっき電極にAlワイヤを接続し、高
温高湿中に長時間放置した後の接合界面を詳細に観察す
ると、AuとAlの金属間化合物が形成されており、ク
ラックは一部この金属間化合物内を進行しているが、大
部分は金属間化合物とAuもしくはNiとの界面を進展
している。この観察結果より、腐食は金属間化合物とA
uあるいはNiとの電位差によるものと考えられるが、
Auと金属間化合物との電位差はNiのそれより小さい
と考えられるので、原因は金属間化合物とNiとの電位
差に基づくものと推定できる。
When an Al wire is connected to the Au-plated electrode and the bonding interface after being left in a high-temperature and high-humidity state for a long time is observed in detail, an intermetallic compound of Au and Al is formed. Although it progresses in the intermetallic compound, most of the progress has progressed at the interface between the intermetallic compound and Au or Ni. From these observations, it was found that corrosion was caused by intermetallic compounds and A
It is thought to be due to the potential difference between u and Ni,
Since the potential difference between Au and the intermetallic compound is considered to be smaller than that of Ni, the cause can be estimated to be based on the potential difference between the intermetallic compound and Ni.

【0012】一般にAuとAlの接合部においては、低
温でも容易に金属間化合物が形成すると言われている。
したがって、加熱温度が100℃以下の高温高湿試験に
おいても金属間化合物が形成される。金属間化合物はA
u原子とAl原子の拡散によって形成されるため、加熱
温度及び加熱時間によってそれぞれAu原子とAl原子
の割合が異なる金属間化合物が形成される。これらの金
属間化合物は、それぞれ機械的性質及び化学的性質が異
なるものと考えられる。したがって、従来のAuめっき
電極とAlワイヤとの接合部において形成される金属間
化合物は、耐食性が著しく低いものと考えられる。
It is generally said that at the junction between Au and Al, an intermetallic compound is easily formed even at a low temperature.
Therefore, an intermetallic compound is formed even in a high-temperature and high-humidity test at a heating temperature of 100 ° C. or less. The intermetallic compound is A
Since it is formed by the diffusion of u atoms and Al atoms, an intermetallic compound having different ratios of Au atoms and Al atoms depending on the heating temperature and heating time is formed. It is considered that these intermetallic compounds have different mechanical properties and chemical properties. Therefore, it is considered that the intermetallic compound formed at the junction between the conventional Au plating electrode and the Al wire has extremely low corrosion resistance.

【0013】前述したように、金属間化合物は加熱温度
及び時間によって組成の異なる化合物が形成されるが、
発明者等は、Auめっき膜の厚さによっても組成の異な
る化合物が形成されるものと考えた。そこで、耐湿信頼
性に優れたAuめっき膜の電極を見出すことを目的に、
Auめっき膜の厚さを変えた電極に従来と同じAlワイ
ヤを超音波接合した後、高温高湿試験を行った。
As described above, the intermetallic compound has a different composition depending on the heating temperature and time.
The inventors considered that a compound having a different composition was formed depending on the thickness of the Au plating film. Therefore, in order to find an electrode of an Au plating film having excellent moisture resistance reliability,
After the same Al wire as that of the related art was ultrasonically bonded to an electrode having a different thickness of the Au plating film, a high temperature and high humidity test was performed.

【0014】図8は高温高湿試験後のピール強度をAu
めっき厚さに対してプロットした結果である。めっき膜
が0.2μm以上から0.9μm以下の範囲の厚さでは、
ピール強度が著しく低下し、0.2μm以下及び0.9μ
m以上の厚さでは低下しない。
FIG. 8 shows the peel strength after the high-temperature and high-humidity test as Au.
It is the result plotted against plating thickness. When the plating film has a thickness in the range of 0.2 μm or more to 0.9 μm or less,
The peel strength was remarkably reduced, and 0.2 μm or less and 0.9 μm
It does not decrease when the thickness is more than m.

【0015】以上の検討により、従来の0.5〜0.8μ
mの範囲のAuめっき膜の厚さの場合は、Alワイヤと
の接合部の耐湿信頼性が著しく低いことが明らかとなっ
た。したがって、Auめっき膜の厚さを0.2μm以下
または0.9μm以上の範囲にすれば耐湿信頼性を損な
わない。
According to the above study, the conventional 0.5 to 0.8 μm
In the case of the thickness of the Au plating film in the range of m, it became clear that the moisture resistance reliability of the joint with the Al wire was extremely low. Therefore, if the thickness of the Au plating film is set to 0.2 μm or less or 0.9 μm or more, the moisture resistance reliability is not impaired.

【0016】めっき膜の厚さによって耐食性に差ができ
る理由は、厚さによって接合部界面に形成される金属間
化合物の種類が異なるためである。すなわち、めっき膜
厚が0.2μm 以下の極めて薄い場合では、Al原子に
対してAu原子の割合が極めて少ない金属間化合物が形
成される。一方、めっき膜が0.9μm 以上の場合で
は、Au原子も十分供給されるので、Al原子とAu原
子の割合が平衡状態の安定した化合物が形成されるもの
と考えられる。一方、0.2μm以上から0.9μm以下
の範囲の厚さの場合では、前述の場合の金属間化合物に
比べ耐食性が著しく低い金属間化合物が形成されるもの
と推定できる。したがって、IPMの金属ベース及び樹
脂基板上の外部電極のAuめっき膜は、0.2μm 以下
あるいは0.9μm 以上の厚さの範囲を選択する必要が
ある。
The reason why the corrosion resistance can be varied depending on the thickness of the plating film is that the type of the intermetallic compound formed at the joint interface varies depending on the thickness. That is, when the plating film thickness is extremely thin, not more than 0.2 μm, an intermetallic compound in which the ratio of Au atoms to Al atoms is extremely small is formed. On the other hand, when the thickness of the plating film is 0.9 μm or more, Au atoms are sufficiently supplied, so that a compound in which the ratio of Al atoms to Au atoms is in a stable state is considered to be formed. On the other hand, when the thickness is in the range of 0.2 μm or more to 0.9 μm or less, it can be estimated that an intermetallic compound having significantly lower corrosion resistance than the intermetallic compound in the case described above is formed. Therefore, it is necessary to select the thickness of the Au plating film of the metal base of the IPM and the external electrode on the resin substrate to be 0.2 μm or less or 0.9 μm or more.

【0017】Auめっき膜の厚さはコストを考慮すれば
0.2μm 以下を選択したいが、Auワイヤとの接合性
が低いため困難である。そこで、0.2μm 以下の厚さ
においても接合性を確保できる方法を検討した。
Although the thickness of the Au plating film is preferably selected to be 0.2 μm or less in consideration of cost, it is difficult because the bonding property with the Au wire is low. Therefore, a method for ensuring the bondability even at a thickness of 0.2 μm or less was studied.

【0018】図9は樹脂基板上にAuめっき膜の厚さを
変えた電極を形成し、樹脂基板上に半導体素子を搭載し
た場合と電極のみの場合とで、直径30μmのAuワイ
ヤを電極上に同一接合条件で接合した後の各々のピール
強度を膜厚に対してプロットしたものである。素子の有
無によらずピール強度は、膜厚が薄いほど低下する。ま
た、素子が搭載された場合の方が、素子を搭載しない場
合に比べ、いずれの膜厚においてもピール強度が低い。
この両者の差は、半導体素子の樹脂への接着プロセスが
影響しているものと考え、両者の電極の組成をオージェ
電子分光分析装置を用いて分析した。
FIG. 9 shows an example in which an electrode having a different thickness of an Au plating film is formed on a resin substrate, and an Au wire having a diameter of 30 μm is formed on the electrode when the semiconductor element is mounted on the resin substrate or when only the electrode is used. 7 is a plot of the peel strength after bonding under the same bonding conditions with respect to the film thickness. Regardless of the presence or absence of the element, the peel strength decreases as the film thickness decreases. Further, the peel strength is lower when the element is mounted than when the element is not mounted, regardless of the film thickness.
The difference between the two was considered to be due to the process of bonding the semiconductor element to the resin, and the composition of the two electrodes was analyzed using an Auger electron spectrometer.

【0019】図10はこの時の元素の組成比を比較した
ものである。接合性に最も影響するAu原子の量を比較
すると、素子を搭載した場合では、素子を搭載しない場
合に比べ著しく低い。さらに、素子を搭載した場合では
C原子の割合が高い、すなわち、素子接着プロセスでの
樹脂基板及び接着剤によるC原子等による汚染によって
Au原子の割合が低下し、接合性が低下したものと考え
られる。
FIG. 10 compares the composition ratios of the elements at this time. Comparing the amount of Au atoms which has the greatest influence on the bonding property, it is significantly lower when the device is mounted than when no device is mounted. Furthermore, when the device is mounted, the ratio of C atoms is high, that is, the ratio of Au atoms is reduced due to contamination by C atoms and the like by the resin substrate and the adhesive in the device bonding process, and the bondability is considered to be reduced. Can be

【0020】この検討によって、素子接着プロセスでの
汚染を防止するか、あるいは汚染物質を除去する方法に
より、接合性を改善できるものと考えられる。そこで、
汚染物質を物理的な手段で除去する方法として、Arイ
オンを照射するイオンクリーニングを試みた。
From this study, it is considered that the bonding property can be improved by preventing the contamination in the element bonding process or by removing the contaminant. Therefore,
As a method of removing contaminants by physical means, ion cleaning by irradiating Ar ions was attempted.

【0021】図11は半導体素子を接着したままと素子
接着後、イオンクリーニングを行った場合のAuワイヤ
の接合性を比較した結果を示したものである。イオンク
リーニングは、高真空雰囲気のチャンバ中に外部電極を
有する樹脂基板を置き、Arを封入し10-3Torr程度の
圧力で高電圧を印加してArをイオン化して、外部電極
にArイオンを照射する方法である。イオンクリーニン
グを行った場合のピール強度は、いずれのAu膜厚にお
いても素子接着したままの場合に比べ、著しく向上す
る。
FIG. 11 shows the results of comparing the bondability of Au wires in the case where the semiconductor element is adhered, the element is adhered, and ion cleaning is performed. In ion cleaning, a resin substrate having an external electrode is placed in a chamber in a high vacuum atmosphere, Ar is sealed, a high voltage is applied at a pressure of about 10 −3 Torr to ionize Ar, and Ar ions are applied to the external electrode. Irradiation method. The peel strength in the case of performing the ion cleaning is remarkably improved at any Au film thickness as compared with the case where the element is still bonded.

【0022】図12には、この時の両者の電極の組成の
分析結果を示すが、イオンクリーニングを行うことによ
りC等の汚染元素が除去され、Au原子の割合が増加し
ている。汚染元素の除去は、イオンクリーニングと同様
にAr原子のスパッタによっても可能である。
FIG. 12 shows the result of analysis of the composition of both electrodes at this time. By performing ion cleaning, contaminant elements such as C are removed, and the ratio of Au atoms is increased. Contaminant elements can be removed by sputtering Ar atoms as in the case of ion cleaning.

【0023】一方、クリーニング以外の接合性向上の方
法として、半導体素子上のパッドにAuワイヤの先端に
形成したボールを接合し、外部電極にはワイヤを接合す
る方法とは逆の、すなわち、外部電極にボールを接合す
る逆ボンディング法がある。この方法は、外部電極にワ
イヤよりも体積のあるボールを接合するので、高荷重及
び大きな超音波出力でボールを変形できるため接合性を
向上できる。
On the other hand, as a method of improving bonding properties other than cleaning, a ball formed at the tip of an Au wire is bonded to a pad on a semiconductor element and a wire is bonded to an external electrode. There is a reverse bonding method of bonding a ball to an electrode. According to this method, a ball having a larger volume than a wire is joined to the external electrode, so that the ball can be deformed with a high load and a large ultrasonic output, so that the joining property can be improved.

【0024】図13は樹脂基板に半導体素子を搭載し、
Auめっき膜の厚さを変えた電極上にAuワイヤを逆ボ
ンディング法により接合した場合の、各めっき膜厚にお
けるピール強度を従来の方法で接合した場合と比較した
ものである。逆ボンディング法は、いずれのめっき膜厚
においても従来法の場合より高いピール強度を示し、膜
厚が0.2μm 以下でも信頼性の高いピール強度が得ら
れる。
FIG. 13 shows a semiconductor device mounted on a resin substrate.
The peel strength at each plating film thickness when an Au wire is bonded by a reverse bonding method on an electrode having a different thickness of the Au plating film is compared with a case where bonding is performed by a conventional method. The reverse bonding method shows higher peel strength at all plating film thicknesses than the conventional method, and a highly reliable peel strength can be obtained even at a film thickness of 0.2 μm or less.

【0025】一方、従来のボンディング法でも、接合す
るワイヤによって異なるめっき膜厚あるいはめっき材質
の電極を選択する方法も有効である。すなわち、Auワ
イヤが接合する外部電極のAuめっき膜は、従来と同様
の0.4〜0.8μmの範囲の厚さを選択し、Alワイヤ
が接合する外部電極には本発明の0.2μm 以下または
0.9μm 以上のAuめっき厚さにすることによって従
来の問題を解決できる。さらに、Alワイヤが接合する
外部電極にはAuめっき膜ではなく、Niめっき膜にす
る方法でも問題の解決ができる。
On the other hand, in the conventional bonding method, it is also effective to select an electrode having a different plating film thickness or plating material depending on the wire to be bonded. That is, the thickness of the Au plating film of the external electrode to which the Au wire is joined is selected from the range of 0.4 to 0.8 μm as in the conventional case, and the thickness of 0.2 μm of the present invention is applied to the external electrode to which the Al wire is joined. The conventional problem can be solved by setting the Au plating thickness to be equal to or less than 0.9 μm. Further, the problem can be solved by using a Ni plating film instead of the Au plating film for the external electrode to be bonded to the Al wire.

【0026】[0026]

【発明の実施の形態】図1は本発明の一実施例のIPM
の断面概略図を示したものである。その構成は、金属ベ
ース1上にパワー半導体素子9が放熱板4を介して搭載
され、半導体素子8が搭載された樹脂基板3が絶縁層2
を介して金属ベース1上に接着されている。金属ベース
1及び樹脂基板3上にはNi13/Au12めっき膜で
形成されている外部電極5が形成され、これらの外部電
極とパワー半導体素子9及び半導体素子8のパッドと
は、それぞれ直径30μmのAuワイヤ6ならびに直径
300μmのAlワイヤ7で電気的接続がなされてい
る。外部電極のNiめっき膜13の厚さは5μmで、A
uめっき膜12の厚さは0.2μm である。Auめっき
膜は、イオンクリーニング法によって表面が清浄化され
ているため、厚さが0.2μm でもAuワイヤとの接合
強度が高く、また、AlワイヤとAuめっき膜との接合
部の耐湿信頼性が高く、信頼性の高いIPMが実現でき
る。Auめっき膜の表面清浄化はイオンクリーニング法
ばかりではなく、スパッタ法等でも同様の効果を得るこ
とができる。
FIG. 1 shows an IPM according to an embodiment of the present invention.
1 is a schematic sectional view of FIG. The configuration is such that a power semiconductor element 9 is mounted on a metal base 1 via a heat sink 4, and a resin substrate 3 on which the semiconductor element 8 is mounted is an insulating layer 2.
Is adhered on the metal base 1 via the. External electrodes 5 formed of a Ni13 / Au12 plating film are formed on the metal base 1 and the resin substrate 3, and these external electrodes and the pads of the power semiconductor element 9 and the semiconductor element 8 are each made of Au having a diameter of 30 μm. Electrical connection is made with the wire 6 and the Al wire 7 having a diameter of 300 μm. The thickness of the Ni plating film 13 of the external electrode is 5 μm.
The thickness of the u plating film 12 is 0.2 μm. Since the surface of the Au plating film is cleaned by the ion cleaning method, the bonding strength with the Au wire is high even if the thickness is 0.2 μm, and the moisture resistance reliability of the bonding portion between the Al wire and the Au plating film is high. And a highly reliable IPM can be realized. The same effect can be obtained not only by the ion cleaning method but also by the sputtering method or the like for cleaning the surface of the Au plating film.

【0027】また、この実施例では、外部電極のAuめ
っき膜の厚さが0.2μm であるが、0.8μm 以上に
すればクリーニング処理を施さなくてもAuワイヤとの
高信頼の接合及びAlワイヤ接合部の耐湿信頼性に問題
のない信頼性の高いIPMが実現できる。
Further, in this embodiment, the thickness of the Au plating film of the external electrode is 0.2 μm. However, if the thickness is 0.8 μm or more, highly reliable bonding with the Au wire can be performed without cleaning treatment. A highly reliable IPM having no problem in the moisture resistance reliability of the Al wire joint can be realized.

【0028】図2は本発明の一実施例のIPMの断面概
略図を示したものである。その構成は、金属ベース1上
にパワー半導体素子9が放熱板4を介して搭載され、半
導体素子8が搭載された樹脂基板3が絶縁層2を介して
金属ベース1上に接着されている。金属ベース1及び樹
脂基板3上にはAuめっき膜の厚さが異なるNi13/
Au12めっき膜で形成されている外部電極5が形成さ
れ、これらの外部電極とパワー半導体素子9及び半導体
素子8のパッドとは、それぞれ直径30μmのAuワイ
ヤ6ならびに直径300μmのAlワイヤ7で電気的接
続がなされている。Auワイヤが接続される外部電極の
Niめっき膜13の厚さは5μmで、Auめっき膜12
の厚さは0.5μm である。また、Alワイヤが接続さ
れる外部電極のNiめっき膜13の厚さは5μmで、A
uめっき膜12の厚さは0.2μmである。Auワイヤ
が接続される外部電極のAuめっき膜の厚さが0.5μm
であるため、Auワイヤとの接合強度が高く、Alワイ
ヤが接続される外部電極のAuめっき膜の厚さが0.2
μm であるため、接合部の耐湿信頼性が高く、信頼性
の高いIPMが実現できる。この実施例ではAlワイヤ
が接続される外部電極のAuめっき膜の厚さが0.2μ
mであるが、0.9μm以上の場合でも接合部の耐湿信
頼性の高いIPMが実現できる。
FIG. 2 is a schematic sectional view of an IPM according to an embodiment of the present invention. In the configuration, a power semiconductor element 9 is mounted on a metal base 1 via a heat sink 4, and a resin substrate 3 on which the semiconductor element 8 is mounted is adhered on the metal base 1 via an insulating layer 2. On the metal base 1 and the resin substrate 3, Ni13 /
External electrodes 5 formed of an Au12 plating film are formed, and these external electrodes and the pads of the power semiconductor element 9 and the semiconductor element 8 are electrically connected by an Au wire 6 having a diameter of 30 μm and an Al wire 7 having a diameter of 300 μm, respectively. A connection has been made. The thickness of the Ni plating film 13 of the external electrode to which the Au wire is connected is 5 μm.
Has a thickness of 0.5 μm. The thickness of the Ni plating film 13 of the external electrode to which the Al wire is connected is 5 μm.
The thickness of the u plating film 12 is 0.2 μm. The thickness of the Au plating film of the external electrode to which the Au wire is connected is 0.5 μm
Therefore, the bonding strength with the Au wire is high, and the thickness of the Au plating film of the external electrode to which the Al wire is connected is 0.2.
Since the thickness is μm, it is possible to realize a highly reliable IPM with high moisture resistance reliability of the joint. In this embodiment, the thickness of the Au plating film of the external electrode to which the Al wire is connected is 0.2 μm.
m, but even when the thickness is 0.9 μm or more, it is possible to realize an IPM with high moisture resistance reliability at the junction.

【0029】図3は本発明の一実施例のIPMの断面概
略図を示したものである。その構成は、金属ベース1上
にパワー半導体素子9が放熱板4を介して搭載され、半
導体素子8が搭載された樹脂基板3が絶縁層2を介して
金属ベース1上に接着されている。金属ベース1及び樹
脂基板3上にはNi13/Au12めっき膜とNi13で
形成されている外部電極5が形成され、これらの外部電
極とパワー半導体素子9及び半導体素子8のパッドと
は、それぞれ直径30μmのAuワイヤ6ならびに直径
300μmのAlワイヤ7で電気的接続がなされてい
る。Auワイヤが接続される外部電極のNiめっき膜1
3の厚さは5μmで、Auめっき膜12の厚さは0.5
μm である。また、Alワイヤが接続される外部電極
は、Auめっき膜がなく厚さ5μmのNiめっき膜13
のみで形成されている。Auワイヤが接続される外部電
極のAuめっき膜の厚さが0.5μm であるため、Au
ワイヤとの接合強度が高く、Alワイヤが接続される外
部電極はNiめっき膜13であるためAl接合部の耐湿
信頼性が高く、信頼性の高いIPMが実現できる。
FIG. 3 is a schematic sectional view of an IPM according to an embodiment of the present invention. In the configuration, a power semiconductor element 9 is mounted on a metal base 1 via a heat sink 4, and a resin substrate 3 on which the semiconductor element 8 is mounted is adhered on the metal base 1 via an insulating layer 2. An Ni13 / Au12 plating film and external electrodes 5 formed of Ni13 are formed on the metal base 1 and the resin substrate 3, and these external electrodes and the pads of the power semiconductor element 9 and the semiconductor element 8 each have a diameter of 30 μm. And an Al wire 7 having a diameter of 300 μm. Ni plating film 1 of external electrode to which Au wire is connected
3 is 5 μm, and the thickness of the Au plating film 12 is 0.5 μm.
μm. The external electrode to which the Al wire is connected is a Ni plating film 13 having a thickness of 5 μm without an Au plating film.
It is formed only with. Since the thickness of the Au plating film of the external electrode to which the Au wire is connected is 0.5 μm, Au
Since the external electrode to which the Al wire is connected is a Ni plating film 13 having a high bonding strength with the wire, the Al joint has high moisture resistance reliability and a highly reliable IPM can be realized.

【0030】図4は本発明の一実施例のパワー半導体モ
ジュールの断面概略図を示したものである。その構成
は、金属ベース1上にパワー半導体素子9が放熱板4を
介して搭載され、半導体素子8が搭載された樹脂基板3
が絶縁層2を介して金属ベース1上に接着されている。
金属ベース1及び樹脂基板3上にはNi13/Au12
めっき膜で形成されている外部電極5が形成され、これ
らの外部電極と半導体素子8のパッドとは、直径30μ
mのAuワイヤ6による外部電極5上にワイヤの一端に
形成したボールを接合する逆ボンディング法、また、パ
ワー半導体素子9のパッドと外部電極5とは直径300
μmのAlワイヤ7の超音波ボンディング法で電気的接
続がなされている。外部電極のNiめっき膜13の厚さ
は5μmで、Auめっき膜12の厚さは0.2μm であ
る。Auワイヤが接続される外部電極のAuめっき膜の
厚さが0.2μm ではあるが、逆ボンディング法により
Auワイヤが接続されているためAuワイヤとの接合強
度が高く、また、外部電極とAlワイヤ接合部の耐湿信
頼性が高く、信頼性の高いIPMが実現できる。
FIG. 4 is a schematic sectional view of a power semiconductor module according to an embodiment of the present invention. The configuration is such that a power semiconductor element 9 is mounted on a metal base 1 via a heat sink 4 and a resin substrate 3 on which the semiconductor element 8 is mounted.
Are adhered on the metal base 1 via the insulating layer 2.
Ni13 / Au12 on metal base 1 and resin substrate 3
External electrodes 5 formed of a plating film are formed, and these external electrodes and the pads of the semiconductor element 8 have a diameter of 30 μm.
A reverse bonding method in which a ball formed at one end of a wire is bonded to the external electrode 5 with an Au wire 6 of m m, and the pad of the power semiconductor element 9 and the external electrode 5 have a diameter of 300 mm.
Electrical connection is made by the ultrasonic bonding method of the μm Al wire 7. The thickness of the Ni plating film 13 of the external electrode is 5 μm, and the thickness of the Au plating film 12 is 0.2 μm. Although the thickness of the Au plating film of the external electrode to which the Au wire is connected is 0.2 μm, the bonding strength with the Au wire is high because the Au wire is connected by the reverse bonding method. It is possible to realize a highly reliable IPM in which the wire joint has high moisture resistance reliability.

【0031】[0031]

【発明の効果】本発明によれば、信頼性の高いパワー半
導体モジュールを提供できる。
According to the present invention, a highly reliable power semiconductor module can be provided.

【図面の簡単な説明】[Brief description of the drawings]

【図1】本発明の一実施例のIPMモジュールを示す断
面概略図。
FIG. 1 is a schematic sectional view showing an IPM module according to an embodiment of the present invention.

【図2】本発明の一実施例のIPMモジュールを示す断
面概略図。
FIG. 2 is a schematic sectional view showing an IPM module according to one embodiment of the present invention.

【図3】本発明の一実施例のIPMモジュールを示す断
面概略図。
FIG. 3 is a schematic sectional view showing an IPM module according to one embodiment of the present invention.

【図4】本発明の一実施例のIPMモジュールを示す断
面概略図。
FIG. 4 is a schematic sectional view showing an IPM module according to one embodiment of the present invention.

【図5】従来のIPMモジュールを示す断面概略図。FIG. 5 is a schematic sectional view showing a conventional IPM module.

【図6】従来の外部電極とAlワイヤ接続部の耐湿信頼
性を示す図。
FIG. 6 is a diagram showing the moisture resistance reliability of a conventional external electrode and Al wire connection.

【図7】従来の外部電極とAlワイヤ接合部界面の耐湿
信頼性試験後の断面概略図。
FIG. 7 is a schematic cross-sectional view of a conventional interface between an external electrode and an Al wire joint after a moisture resistance reliability test.

【図8】Auめっき電極とAlワイヤ接続部におけるA
uめっき膜の厚さと耐湿信頼性との関係を示す図。
FIG. 8 shows A at the connection between the Au plating electrode and the Al wire.
The figure which shows the relationship between the thickness of a u plating film, and humidity resistance reliability.

【図9】樹脂基板上に半導体素子を搭載した場合と搭載
しない場合におけるAuワイヤとAuめっき膜との接合
性をめっき膜の厚さとの関係で示した図。
FIG. 9 is a diagram showing the bonding property between an Au wire and an Au plating film in a case where a semiconductor element is mounted on a resin substrate and in a case where the semiconductor element is not mounted on the resin substrate in relation to a thickness of the plating film.

【図10】樹脂基板上に半導体素子を搭載した場合と搭
載しない場合におけるAuめっき膜の組成を比較した
図。
FIG. 10 is a view comparing the composition of an Au plating film when a semiconductor element is mounted on a resin substrate and when the semiconductor element is not mounted.

【図11】樹脂基板上に半導体素子を搭載し、クリーニ
ングを行った場合と行わない場合におけるAuワイヤと
Auめっき膜との接合性をめっき膜の厚さとの関係で示
した図。
FIG. 11 is a view showing the bondability between an Au wire and an Au plating film in a case where a semiconductor element is mounted on a resin substrate and cleaning is performed, and in a case where cleaning is not performed, in relation to a thickness of the plating film.

【図12】樹脂基板上に半導体素子を搭載し、クリーニ
ングを行った場合と行わない場合におけるAuめっき膜
の組成を比較した図。
FIG. 12 is a view comparing the composition of an Au plating film when a semiconductor element is mounted on a resin substrate and cleaning is not performed;

【図13】樹脂基板上に半導体素子を搭載し、従来のボ
ンディング法と逆ボンディング法によって、Auワイヤ
をAuめっき膜に接合した場合の接合性をめっき膜の厚
さとの関係で示した図。
FIG. 13 is a view showing the bondability when a semiconductor element is mounted on a resin substrate and an Au wire is bonded to an Au plating film by a conventional bonding method and a reverse bonding method in relation to the thickness of the plating film.

【符号の説明】[Explanation of symbols]

1…金属ベース、2…絶縁層、3…樹脂基板、4…放熱
板、5…外部電極、6…Auワイヤ、7…Alワイヤ、
8…半導体素子、9…パワー半導体素子、10…モール
ドレジン、11…リードフレーム、12…Auめっき
膜、13…Niめっき膜。
DESCRIPTION OF SYMBOLS 1 ... Metal base, 2 ... Insulation layer, 3 ... Resin substrate, 4 ... Heat sink, 5 ... External electrode, 6 ... Au wire, 7 ... Al wire,
8 semiconductor element, 9 power semiconductor element, 10 mold resin, 11 lead frame, 12 Au plating film, 13 Ni plating film.

───────────────────────────────────────────────────── フロントページの続き (72)発明者 高橋 和弥 茨城県日立市大みか町七丁目1番1号 株 式会社日立製作所日立研究所内 (72)発明者 守田 俊章 茨城県日立市大みか町七丁目1番1号 株 式会社日立製作所日立研究所内 Fターム(参考) 5F044 AA03 FF04 FF05  ──────────────────────────────────────────────────続 き Continuing on the front page (72) Inventor Kazuya Takahashi 7-1-1, Omikacho, Hitachi City, Ibaraki Prefecture Inside the Hitachi Research Laboratory, Hitachi, Ltd. (72) Inventor Toshiaki Morita 7-1 Omikacho, Hitachi City, Ibaraki Prefecture No. 1 F term in Hitachi Research Laboratory, Hitachi, Ltd. (reference) 5F044 AA03 FF04 FF05

Claims (4)

【特許請求の範囲】[Claims] 【請求項1】Auワイヤによって半導体素子上のパッド
と外部電極とが電気的接続されている半導体素子と、A
lワイヤによって半導体素子上のパッドと外部電極とが
電気的接続されている半導体素子とが混在されているパ
ワー半導体モジュールにおいて、前記外部電極が平均厚
さで0.2μm 以下のAu膜で形成されていることを特
徴とするパワー半導体モジュール。
A semiconductor element in which a pad on the semiconductor element and an external electrode are electrically connected by an Au wire;
In a power semiconductor module in which a semiconductor element in which a pad on a semiconductor element and an external electrode are electrically connected by a l wire is mixed, the external electrode is formed of an Au film having an average thickness of 0.2 μm or less. A power semiconductor module, comprising:
【請求項2】Auワイヤによって半導体素子上のパッド
と外部電極とが電気的接続されている半導体素子と、A
lワイヤによって半導体素子上のパッドと外部電極とが
電気的接続されている半導体素子とが混在されているパ
ワー半導体モジュールにおいて、前記外部電極が平均厚
さで0.9μm 以上のAu膜で形成されていることを特
徴とするパワー半導体モジュール。
A semiconductor element in which a pad on the semiconductor element and an external electrode are electrically connected by an Au wire;
In a power semiconductor module in which a semiconductor element in which a pad on a semiconductor element and an external electrode are electrically connected by a l-wire is mixed, the external electrode is formed of an Au film having an average thickness of 0.9 μm or more. A power semiconductor module, comprising:
【請求項3】Auワイヤによって半導体素子上のパッド
と外部電極とが電気的接続されている半導体素子と、A
lワイヤによって半導体素子上のパッドと外部電極とが
電気的接続されている半導体素子とが混在されているパ
ワー半導体モジュールにおいて、Auワイヤが接続され
る外部電極が0.4〜0.8μmの厚さのAu膜及びAl
ワイヤが接続される外部電極が平均厚さで0.2μm以
下あるいは0.9μm以上のAu膜で形成されているこ
とを特徴とするパワー半導体モジュール。
3. A semiconductor device in which a pad on a semiconductor device and an external electrode are electrically connected by an Au wire;
In a power semiconductor module in which a pad on a semiconductor element is electrically connected to an external electrode by a l-wire, the external electrode connected to the Au wire has a thickness of 0.4 to 0.8 μm. Au film and Al
A power semiconductor module, wherein an external electrode to which a wire is connected is formed of an Au film having an average thickness of 0.2 μm or less or 0.9 μm or more.
【請求項4】Auワイヤによって半導体素子上のパッド
と外部電極とが電気的接続されている半導体素子と、A
lワイヤによって半導体素子上のパッドと外部電極とが
電気的接続されている半導体素子とが混在されているパ
ワー半導体モジュールにおいて、Auワイヤが接続され
る外部電極が平均厚さで0.4〜0.8μmの厚さのAu
膜及びAlワイヤが接続される外部電極がNi膜で形成
されていることを特徴とするパワー半導体モジュール。
4. A semiconductor device in which a pad on a semiconductor device and an external electrode are electrically connected by an Au wire;
In a power semiconductor module in which a semiconductor element in which a pad on a semiconductor element is electrically connected to an external electrode by a l-wire is mixed, the external electrode connected to the Au wire has an average thickness of 0.4 to 0. Au with a thickness of 0.8 μm
A power semiconductor module, wherein an external electrode to which the film and the Al wire are connected is formed of a Ni film.
JP10224029A 1998-08-07 1998-08-07 Power semiconductor module Pending JP2000058745A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
JP10224029A JP2000058745A (en) 1998-08-07 1998-08-07 Power semiconductor module

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
JP10224029A JP2000058745A (en) 1998-08-07 1998-08-07 Power semiconductor module

Publications (1)

Publication Number Publication Date
JP2000058745A true JP2000058745A (en) 2000-02-25

Family

ID=16807485

Family Applications (1)

Application Number Title Priority Date Filing Date
JP10224029A Pending JP2000058745A (en) 1998-08-07 1998-08-07 Power semiconductor module

Country Status (1)

Country Link
JP (1) JP2000058745A (en)

Cited By (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6645606B2 (en) 2001-06-06 2003-11-11 Denso Corporation Electrical device having metal pad bonded with metal wiring and manufacturing method thereof
JP2007234919A (en) * 2006-03-02 2007-09-13 Cmk Corp Printed wiring board and manufacturing method therefor
KR100873420B1 (en) * 2002-09-10 2008-12-11 페어차일드코리아반도체 주식회사 Printed circuit board capable bonding different wire each other and semiconductor power module using the printed circuit board
US7843700B2 (en) 2004-04-14 2010-11-30 Denso Corporation Semiconductor device
CN103633053A (en) * 2012-08-27 2014-03-12 美的集团股份有限公司 Intelligent power module and manufacturing method thereof
CN103779239A (en) * 2012-10-25 2014-05-07 广东美的制冷设备有限公司 Method for manufacturing intelligent power module and intelligent power module
CN111834350A (en) * 2019-04-18 2020-10-27 无锡华润安盛科技有限公司 IPM packaging method and bonding method in IPM package

Cited By (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US6645606B2 (en) 2001-06-06 2003-11-11 Denso Corporation Electrical device having metal pad bonded with metal wiring and manufacturing method thereof
DE10222670B4 (en) * 2001-06-06 2011-07-21 DENSO CORPORATION, Aichi-pref. An electric device having a plurality of metal pads on which a metal wiring is bonded, and a manufacturing method thereof
KR100873420B1 (en) * 2002-09-10 2008-12-11 페어차일드코리아반도체 주식회사 Printed circuit board capable bonding different wire each other and semiconductor power module using the printed circuit board
US7843700B2 (en) 2004-04-14 2010-11-30 Denso Corporation Semiconductor device
US8179688B2 (en) 2004-04-14 2012-05-15 Denso Corporation Semiconductor device
JP2007234919A (en) * 2006-03-02 2007-09-13 Cmk Corp Printed wiring board and manufacturing method therefor
CN103633053A (en) * 2012-08-27 2014-03-12 美的集团股份有限公司 Intelligent power module and manufacturing method thereof
CN103633053B (en) * 2012-08-27 2016-02-03 美的集团股份有限公司 A kind of Intelligent Power Module and manufacture method thereof
CN103779239A (en) * 2012-10-25 2014-05-07 广东美的制冷设备有限公司 Method for manufacturing intelligent power module and intelligent power module
CN103779239B (en) * 2012-10-25 2016-08-03 广东美的制冷设备有限公司 The manufacture method of a kind of SPM and SPM
CN111834350A (en) * 2019-04-18 2020-10-27 无锡华润安盛科技有限公司 IPM packaging method and bonding method in IPM package

Similar Documents

Publication Publication Date Title
US7659611B2 (en) Vertical power semiconductor component, semiconductor device and methods for the production thereof
TWI264810B (en) Structure and method of forming a multiple leadframe semiconductor device
EP0962975A2 (en) IC chip package with directly connected leads
US6613829B2 (en) Conductive hardening resin for a semiconductor device and semiconductor device using the same
US7675146B2 (en) Semiconductor device with leadframe including a diffusion barrier
US7030496B2 (en) Semiconductor device having aluminum and metal electrodes and method for manufacturing the same
JPH0936186A (en) Power semiconductor module and its mounting method
JP2000058745A (en) Power semiconductor module
JP2003092379A (en) Semiconductor device
US10892253B2 (en) Semiconductor device manufacturing method and semiconductor device
JP4344560B2 (en) Semiconductor chip and semiconductor device using the same
JP2020004857A (en) Manufacturing method of semiconductor device
JP2007528590A (en) Semiconductor package having metal filler of gold / silver / copper alloy
JPS59154054A (en) Wire and semiconductor device using it
WO2016150583A1 (en) Power semiconductor device and power semiconductor module comprising a power semiconductor device
JP2011193007A (en) Semiconductor chip and semiconductor device using the same
JPS60224237A (en) Semiconductor device and manufacture thereof
JP3381602B2 (en) Electronic component manufacturing method
JP2000299350A (en) Semiconductor device and its manufacture
JP4775369B2 (en) Semiconductor chip, semiconductor device, and manufacturing method
RU2033659C1 (en) Process of attachment of crystals of silicon discrete semiconductor devices and integrated circuits to case
JP2003318346A (en) Resin sealed semiconductor device and manufacturing method thereof
JPS61287252A (en) Semiconductor device
KR0159985B1 (en) Semiconductor package heat sink structure
JP2000095971A (en) Metallic material with enhanced adhesive power, lead frame for highly heat-radiating package, and highly heat-radiating semiconductor package