ITRM940407A0 - "procedimento ed apparecchio per la raffigurazione di circuiti di memoria". - Google Patents

"procedimento ed apparecchio per la raffigurazione di circuiti di memoria".

Info

Publication number
ITRM940407A0
ITRM940407A0 ITRM940407A ITRM940407A ITRM940407A0 IT RM940407 A0 ITRM940407 A0 IT RM940407A0 IT RM940407 A ITRM940407 A IT RM940407A IT RM940407 A ITRM940407 A IT RM940407A IT RM940407 A0 ITRM940407 A0 IT RM940407A0
Authority
IT
Italy
Prior art keywords
representation
procedure
memory circuits
circuits
memory
Prior art date
Application number
ITRM940407A
Other languages
English (en)
Inventor
Thomas B Huang
Original Assignee
Pie Design System Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Pie Design System Inc filed Critical Pie Design System Inc
Publication of ITRM940407A0 publication Critical patent/ITRM940407A0/it
Publication of ITRM940407A1 publication Critical patent/ITRM940407A1/it
Application granted granted Critical
Publication of IT1273001B publication Critical patent/IT1273001B/it

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C8/00—Arrangements for selecting an address in a digital store
    • G11C8/16—Multiple access memory array, e.g. addressing one storage element via at least two independent addressing line groups
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C7/00—Arrangements for writing information into, or reading information out from, a digital store
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F11/00—Error detection; Error correction; Monitoring
    • G06F11/22—Detection or location of defective computer hardware by testing during standby operation or during idle time, e.g. start-up testing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/32—Circuit design at the digital level
    • G06F30/33—Design verification, e.g. functional simulation or model checking
    • G06F30/3308—Design verification, e.g. functional simulation or model checking using simulation
    • G06F30/331—Design verification, e.g. functional simulation or model checking using simulation with hardware acceleration, e.g. by using field programmable gate array [FPGA] or emulation

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Evolutionary Computation (AREA)
  • Geometry (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Quality & Reliability (AREA)
  • Static Random-Access Memory (AREA)
  • Logic Circuits (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Design And Manufacture Of Integrated Circuits (AREA)
ITRM940407A 1993-06-24 1994-06-22 "procedimento ed apparecchio per la configurazione di circuiti di memoria". IT1273001B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US8205193A 1993-06-24 1993-06-24

Publications (3)

Publication Number Publication Date
ITRM940407A0 true ITRM940407A0 (it) 1994-06-22
ITRM940407A1 ITRM940407A1 (it) 1995-12-22
IT1273001B IT1273001B (it) 1997-07-01

Family

ID=22168735

Family Applications (1)

Application Number Title Priority Date Filing Date
ITRM940407A IT1273001B (it) 1993-06-24 1994-06-22 "procedimento ed apparecchio per la configurazione di circuiti di memoria".

Country Status (9)

Country Link
US (1) US5940603A (it)
JP (1) JPH0773066A (it)
CA (1) CA2126621A1 (it)
DE (1) DE4420610A1 (it)
FR (1) FR2709006A1 (it)
GB (1) GB2280524A (it)
IL (1) IL109921A (it)
IT (1) IT1273001B (it)
SE (1) SE9402213A0 (it)

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR980004043A (ko) * 1997-10-01 1998-03-30 양세양 프로토타이핑 시스템 및 그 제어방법
DE19807872A1 (de) * 1998-02-25 1999-08-26 Pact Inf Tech Gmbh Verfahren zur Verwaltung von Konfigurationsdaten in Datenflußprozessoren sowie Bausteinen mit zwei- oder mehrdimensionalen programmierbaren Zellstruktur (FPGAs, DPGAs, o. dgl.
US6430719B1 (en) * 1998-06-12 2002-08-06 Stmicroelectronics, Inc. General port capable of implementing the JTAG protocol
US6381565B1 (en) * 1998-08-21 2002-04-30 Nec Corporation Functional logic circuit verification device
JP2002526848A (ja) * 1998-09-25 2002-08-20 コーニンクレッカ フィリップス エレクトロニクス エヌ ヴィ マルチポートメモリを含む装置
TW476069B (en) * 1998-11-20 2002-02-11 Via Tech Inc Placement and routing for array device
US20020112084A1 (en) * 2000-12-29 2002-08-15 Deen Gary D. Methods, systems, and computer program products for controlling devices through a network via a network translation device
US7130788B2 (en) * 2001-10-30 2006-10-31 Mentor Graphics Corporation Emulation components and system including distributed event monitoring, and testing of an IC design under emulation
US7035787B2 (en) * 2001-10-30 2006-04-25 Mentor Graphics Corporation Emulation components and system including distributed routing and configuration of emulation resources
US7062427B2 (en) * 2001-12-27 2006-06-13 John Stephen Walther Batch editor for netlists described in a hardware description language
US6813215B2 (en) * 2002-12-23 2004-11-02 Hewlett-Packard Development Company, L.P. Memory having multiple write ports and method of operation
US6654308B1 (en) 2002-12-23 2003-11-25 Hewlett-Packard Development Company, Lp. Memory having multiple write ports and multiple control memory units, and method of operation
US6754130B1 (en) 2002-12-23 2004-06-22 Hewlett-Packard Development Company, Lp. Memory having multiple write ports and write insert unit, and method of operation
JP4238124B2 (ja) 2003-01-07 2009-03-11 積水化学工業株式会社 硬化性樹脂組成物、接着性エポキシ樹脂ペースト、接着性エポキシ樹脂シート、導電接続ペースト、導電接続シート及び電子部品接合体
US7440884B2 (en) * 2003-01-23 2008-10-21 Quickturn Design Systems, Inc. Memory rewind and reconstruction for hardware emulator
GB2403574B (en) 2003-07-03 2005-05-11 Micron Technology Inc Compact decode and multiplexing circuitry for a multi-port memory having a common memory interface
US7425841B2 (en) 2004-02-14 2008-09-16 Tabula Inc. Configurable circuits, IC's, and systems
US7167025B1 (en) 2004-02-14 2007-01-23 Herman Schmit Non-sequentially configurable IC
US7640155B2 (en) * 2004-06-01 2009-12-29 Quickturn Design Systems, Inc. Extensible memory architecture and communication protocol for supporting multiple devices in low-bandwidth, asynchronous applications
US7721036B2 (en) * 2004-06-01 2010-05-18 Quickturn Design Systems Inc. System and method for providing flexible signal routing and timing
US7282950B1 (en) * 2004-11-08 2007-10-16 Tabula, Inc. Configurable IC's with logic resources with offset connections
US7317331B2 (en) 2004-11-08 2008-01-08 Tabula, Inc. Reconfigurable IC that has sections running at different reconfiguration rates
US7743085B2 (en) 2004-11-08 2010-06-22 Tabula, Inc. Configurable IC with large carry chains
US7330050B2 (en) 2004-11-08 2008-02-12 Tabula, Inc. Storage elements for a configurable IC and method and apparatus for accessing data stored in the storage elements
US7315993B2 (en) * 2004-11-30 2008-01-01 Lsi Logic Corporation Verification of RRAM tiling netlist
US7298169B2 (en) * 2005-03-15 2007-11-20 Tabula, Inc Hybrid logic/interconnect circuit in a configurable IC
US7530033B2 (en) 2005-03-15 2009-05-05 Tabula, Inc. Method and apparatus for decomposing functions in a configurable IC
US7825684B2 (en) 2005-03-15 2010-11-02 Tabula, Inc. Variable width management for a memory of a configurable IC
US7230869B1 (en) 2005-03-15 2007-06-12 Jason Redgrave Method and apparatus for accessing contents of memory cells
US7243314B2 (en) * 2005-04-14 2007-07-10 Inventec Corporation Window operation interface for graphically revising electrical constraint set and method of using the same
US7599242B2 (en) * 2005-09-28 2009-10-06 Hynix Semiconductor Inc. Test circuit for multi-port memory device
US7679401B1 (en) 2005-12-01 2010-03-16 Tabula, Inc. User registers implemented with routing circuits in a configurable IC
US8090568B2 (en) * 2006-02-21 2012-01-03 Cadence Design Systems, Inc. Hardware emulator having a variable input primitive
US7797497B1 (en) 2006-03-08 2010-09-14 Tabula, Inc. System and method for providing more logical memory ports than physical memory ports
US7694083B1 (en) * 2006-03-08 2010-04-06 Tabula, Inc. System and method for providing a virtual memory architecture narrower and deeper than a physical memory architecture
US7587697B1 (en) * 2006-12-12 2009-09-08 Tabula, Inc. System and method of mapping memory blocks in a configurable integrated circuit
US7930666B1 (en) 2006-12-12 2011-04-19 Tabula, Inc. System and method of providing a memory hierarchy
US7514957B2 (en) 2007-03-20 2009-04-07 Tabula, Inc Configurable IC having a routing fabric with storage elements
US8112468B1 (en) 2007-03-22 2012-02-07 Tabula, Inc. Method and apparatus for performing an operation with a plurality of sub-operations in a configurable IC
EP2201569A4 (en) 2007-09-06 2011-07-13 Tabula Inc CONFIGURATION CONTEXT SWITCH
WO2010033263A1 (en) 2008-09-17 2010-03-25 Tabula, Inc. Controllable storage elements for an ic
US8443335B2 (en) * 2009-12-09 2013-05-14 Agnisys, Inc. Apparatus and method for circuit design
US8941409B2 (en) 2011-07-01 2015-01-27 Tabula, Inc. Configurable storage elements
US9148151B2 (en) 2011-07-13 2015-09-29 Altera Corporation Configurable storage elements
WO2013071183A1 (en) 2011-11-11 2013-05-16 Tabula, Inc. Content addressable memory in integrated circuit

Family Cites Families (33)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4306286A (en) * 1979-06-29 1981-12-15 International Business Machines Corporation Logic simulation machine
US4583169A (en) * 1983-04-29 1986-04-15 The Boeing Company Method for emulating a Boolean network system
US4747070A (en) * 1984-01-09 1988-05-24 Wang Laboratories, Inc. Reconfigurable memory system
JPS60150957A (ja) * 1984-01-14 1985-08-08 Koken:Kk レンズ加工機
US4870302A (en) * 1984-03-12 1989-09-26 Xilinx, Inc. Configurable electrical circuit having configurable logic elements and configurable interconnects
US4706216A (en) * 1985-02-27 1987-11-10 Xilinx, Inc. Configurable logic element
US4937827A (en) * 1985-03-01 1990-06-26 Mentor Graphics Corporation Circuit verification accessory
US4697241A (en) * 1985-03-01 1987-09-29 Simulog, Inc. Hardware logic simulator
US4761768A (en) * 1985-03-04 1988-08-02 Lattice Semiconductor Corporation Programmable logic device
FR2587158B1 (fr) * 1985-09-11 1989-09-08 Pilkington Micro Electronics Circuits et systemes integres a semi-conducteurs
US5140687A (en) * 1985-10-22 1992-08-18 Texas Instruments Incorporated Data processing apparatus with self-emulation capability
US4937770A (en) * 1986-02-07 1990-06-26 Teradyne, Inc. Simulation system
US4744084A (en) * 1986-02-27 1988-05-10 Mentor Graphics Corporation Hardware modeling system and method for simulating portions of electrical circuits
US4862347A (en) * 1986-04-22 1989-08-29 International Business Machine Corporation System for simulating memory arrays in a logic simulation machine
US4758745B1 (en) * 1986-09-19 1994-11-15 Actel Corp User programmable integrated circuit interconnect architecture and test method
US4849928A (en) * 1987-01-28 1989-07-18 Hauck Lane T Logic array programmer
JP2699377B2 (ja) * 1987-02-25 1998-01-19 日本電気株式会社 ハードウエア論理シミユレータ
US4914612A (en) * 1988-03-31 1990-04-03 International Business Machines Corporation Massively distributed simulation engine
US4901259A (en) * 1988-08-15 1990-02-13 Lsi Logic Corporation Asic emulator
US5452231A (en) * 1988-10-05 1995-09-19 Quickturn Design Systems, Inc. Hierarchically connected reconfigurable logic assembly
DE68929518T2 (de) * 1988-10-05 2005-06-09 Quickturn Design Systems, Inc., Mountain View Verfahren zur Verwendung einer elektronisch wiederkonfigurierbaren Gatterfeld-Logik und dadurch hergestelltes Gerät
US5109353A (en) * 1988-12-02 1992-04-28 Quickturn Systems, Incorporated Apparatus for emulation of electronic hardware system
US5129069A (en) * 1989-01-24 1992-07-07 Zenith Data Systems Corporation Method and apparatus for automatic memory configuration by a computer
GB8902982D0 (en) * 1989-02-10 1989-03-30 Plessey Co Plc Machine for circuit design
US5210701A (en) * 1989-05-15 1993-05-11 Cascade Design Automation Corporation Apparatus and method for designing integrated circuit modules
US5598344A (en) * 1990-04-06 1997-01-28 Lsi Logic Corporation Method and system for creating, validating, and scaling structural description of electronic device
US5255363A (en) * 1990-06-19 1993-10-19 Mentor Graphics Corporation Graph-based programming system and associated method
US5475830A (en) * 1992-01-31 1995-12-12 Quickturn Design Systems, Inc. Structure and method for providing a reconfigurable emulation circuit without hold time violations
US5425036A (en) * 1992-09-18 1995-06-13 Quickturn Design Systems, Inc. Method and apparatus for debugging reconfigurable emulation systems
US5603043A (en) * 1992-11-05 1997-02-11 Giga Operations Corporation System for compiling algorithmic language source code for implementation in programmable hardware
US5452239A (en) * 1993-01-29 1995-09-19 Quickturn Design Systems, Inc. Method of removing gated clocks from the clock nets of a netlist for timing sensitive implementation of the netlist in a hardware emulation system
US5487018A (en) * 1993-08-13 1996-01-23 Vlsi Technology, Inc. Electronic design automation apparatus and method utilizing a physical information database
US5448522A (en) * 1994-03-24 1995-09-05 Quickturn Design Systems, Inc. Multi-port memory emulation using tag registers

Also Published As

Publication number Publication date
IL109921A0 (en) 1994-10-07
GB9411924D0 (en) 1994-08-03
US5940603A (en) 1999-08-17
SE9402213A0 (en) 1995-02-24
IT1273001B (it) 1997-07-01
FR2709006A1 (fr) 1995-02-17
IL109921A (en) 1997-09-30
GB2280524A (en) 1995-02-01
SE9402213L (it)
ITRM940407A1 (it) 1995-12-22
CA2126621A1 (en) 1994-12-25
SE9402213D0 (sv) 1994-06-22
JPH0773066A (ja) 1995-03-17
DE4420610A1 (de) 1995-01-26

Similar Documents

Publication Publication Date Title
ITRM940407A0 (it) "procedimento ed apparecchio per la raffigurazione di circuiti di memoria".
EP0620701A3 (en) Circuit devices and their manufacturing process.
DE69329842D1 (de) Bildverfahren-und Geräte
NO943999D0 (no) 1-aminoetylindolderivater
ITRM910672A1 (it) Apparecchiatura e procedimento di registrazione grafica seriale.
ITRM930155A0 (it) Metodo e circuiteria per l'uso di memorie aventi locazioni difettose erelativa apparecchiatura di produzione.
ITTO940816A0 (it) "apparecchiatura per la formazione di immagini"
NO962685D0 (no) Fremgangsmåte og innretning for å hindre avkjöling av elektrokjemiske anordninger
DK0630039T3 (da) Røntgenstrålerør
FI945204A0 (fi) Puolijohdekomponentti
ITRM940668A0 (it) "apparecchio di formazione di immagine"
ITMI931555A0 (it) Apparecchiatura per l'estrusione di pasta alimentare
ITFI970023A0 (it) Procedimento per la realizzazione di circuiti stampati e circuiti stampati cosi'ottenuti
ITMI941043A0 (it) Apparecchiatura per la realizzazione di tracheostoria translaringea
DK132992D0 (da) Helstoebt omslutningsstykke
NO933534D0 (no) Elektroakustisk hybrid integrert krets og fremgangsmaate til fremstilling av samme
IT224669Z2 (it) Fissatore esterno per ortopedia e traumatologia.
DE69317457D1 (de) AFC-Schaltung und IC derselben
IT1243886B (it) Metodo ed apparecchiatura per l'identificazione di monete.
ITGE920010A1 (it) Metodo e dispositivo per la sformatura di piastre grezze.
IS4154A (is) Vatnstengibúnaður
ITMO930082A0 (it) Metodo per riprodurre l'immagine di elementi anatomici e dispositivi di attuazione relativi.
IT9021874A0 (it) Apparecchiatura e procedimento di dissalazione
ITMI913404A1 (it) Procedimento e mezzi per la realizzazione di micropali confinati
ITFI910069U1 (it) Biberon antischiuma e antirigurgito

Legal Events

Date Code Title Description
0001 Granted