IT998627B - Circuito perfezionato per ristabili re la tempificazione di segnali binari - Google Patents

Circuito perfezionato per ristabili re la tempificazione di segnali binari

Info

Publication number
IT998627B
IT998627B IT29054/73A IT2905473A IT998627B IT 998627 B IT998627 B IT 998627B IT 29054/73 A IT29054/73 A IT 29054/73A IT 2905473 A IT2905473 A IT 2905473A IT 998627 B IT998627 B IT 998627B
Authority
IT
Italy
Prior art keywords
restable
timing
binary signal
perfected
circuit
Prior art date
Application number
IT29054/73A
Other languages
English (en)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of IT998627B publication Critical patent/IT998627B/it

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11BINFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B20/00Signal processing not specific to the method of recording or reproducing; Circuits therefor
    • G11B20/10Digital recording or reproducing
    • G11B20/14Digital recording or reproducing using self-clocking codes
    • G11B20/1403Digital recording or reproducing using self-clocking codes characterised by the use of two levels
    • G11B20/1407Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol
    • G11B20/1419Digital recording or reproducing using self-clocking codes characterised by the use of two levels code representation depending on a single bit, i.e. where a one is always represented by a first code symbol while a zero is always represented by a second code symbol to or from biphase level coding, i.e. to or from codes where a one is coded as a transition from a high to a low level during the middle of a bit cell and a zero is encoded as a transition from a low to a high level during the middle of a bit cell or vice versa, e.g. split phase code, Manchester code conversion to or from biphase space or mark coding, i.e. to or from codes where there is a transition at the beginning of every bit cell and a one has no second transition and a zero has a second transition one half of a bit period later or vice versa, e.g. double frequency code, FM code
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/02Speed or phase control by the received code signals, the signals containing no special synchronisation information
    • H04L7/033Speed or phase control by the received code signals, the signals containing no special synchronisation information using the transitions of the received signal to control the phase of the synchronising-signal-generating means, e.g. using a phase-locked loop
    • HELECTRICITY
    • H04ELECTRIC COMMUNICATION TECHNIQUE
    • H04LTRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L7/00Arrangements for synchronising receiver with transmitter
    • H04L7/0079Receiver details
    • H04L7/0087Preprocessing of received signal for synchronisation, e.g. by code conversion, pulse generation or edge detection

Landscapes

  • Engineering & Computer Science (AREA)
  • Signal Processing (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)
  • Signal Processing For Digital Recording And Reproducing (AREA)
IT29054/73A 1972-12-27 1973-09-18 Circuito perfezionato per ristabili re la tempificazione di segnali binari IT998627B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US00318971A US3805180A (en) 1972-12-27 1972-12-27 Binary-coded signal timing recovery circuit

Publications (1)

Publication Number Publication Date
IT998627B true IT998627B (it) 1976-02-20

Family

ID=23240348

Family Applications (1)

Application Number Title Priority Date Filing Date
IT29054/73A IT998627B (it) 1972-12-27 1973-09-18 Circuito perfezionato per ristabili re la tempificazione di segnali binari

Country Status (7)

Country Link
US (1) US3805180A (it)
JP (1) JPS5329448B2 (it)
CA (1) CA1000368A (it)
DE (1) DE2355470C3 (it)
FR (1) FR2212702B1 (it)
GB (1) GB1445725A (it)
IT (1) IT998627B (it)

Families Citing this family (22)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2205775B1 (it) * 1972-11-06 1980-04-30 Cit Alcatel
CA1063719A (en) * 1975-04-28 1979-10-02 Control Data Corporation Phase locked loop decoder
IT1074199B (it) * 1976-12-23 1985-04-17 Italiana Telecomunicazioni Ora Memoria elastica per la soppressione del disturbo di fase (jitter)nei sistemi di trasmissione per segnali digitali
DE2826053C2 (de) * 1978-06-12 1982-02-18 Heinrich-Hertz-Institut für Nachrichtentechnik Berlin GmbH, 1000 Berlin Verfahren und Schaltungsanordnung zur Regelung eines frei schwingenden Oszillators
DE2906200C3 (de) * 1979-02-17 1982-02-11 Philips Patentverwaltung Gmbh, 2000 Hamburg Synchronisieranordnung
US4274067A (en) * 1979-09-27 1981-06-16 Communications Satellite Corporation Universal clock recovery network for QPSK modems
JPS5686582A (en) * 1979-12-18 1981-07-14 Fuji Xerox Co Ltd Quantizing system at reception side for video information transmitter
US4330759A (en) * 1980-03-05 1982-05-18 Bell Telephone Laboratories, Incorporated Apparatus for generating synchronized timing pulses from binary data signals
FR2495865A1 (fr) * 1980-12-09 1982-06-11 Thomson Csf Dispositif de recuperation d'un signal d'horloge a partir d'un signal binaire et systeme de transmission, en particulier systeme a magnetoscope numerique, comportant un tel dispositif
US4400667A (en) * 1981-01-12 1983-08-23 Sangamo Weston, Inc. Phase tolerant bit synchronizer for digital signals
US4459558A (en) * 1981-10-26 1984-07-10 Rolm Corporation Phase locked loop having infinite gain at zero phase error
AT386094B (de) * 1984-10-12 1988-06-27 Schrack Elektronik Ag Schaltungsanordnung zum erfassen von abweichungen des synchronismus der ausgangssignale wenigstens zweier wechselspannungsquellen mittels einer messstufe
DE3937055A1 (de) * 1989-11-07 1991-05-08 Ant Nachrichtentech Takt-phasendetektor
JPH04260239A (ja) * 1991-02-15 1992-09-16 Nec Corp タイミング抽出回路
WO1993018580A1 (en) * 1992-03-09 1993-09-16 Cabletron Systems, Inc. Digital phase locked loop for token ring networks
US5301196A (en) * 1992-03-16 1994-04-05 International Business Machines Corporation Half-speed clock recovery and demultiplexer circuit
DE4443790C1 (de) * 1994-12-08 1996-04-18 Sgs Thomson Microelectronics Verfahren und Vorrichtung zur Phasensynchronisation mit einem RDS-Signal
DE4444601C1 (de) * 1994-12-14 1996-07-11 Sgs Thomson Microelectronics Verfahren und Vorrichtung zur empfängerseitigen RDS-Phasensynchronisation
DE4444602C1 (de) * 1994-12-14 1996-09-19 Sgs Thomson Microelectronics Verfahren zur Bewertung eines RDS-Signals
EP1402645A4 (en) * 2001-05-03 2006-08-23 Coreoptics Inc AMPLITUDE DETECTION FOR CONTROLLING THE TIME OF SAMPLING DECISION IN THE FORM OF A DATA STREAM
EP1381153B1 (en) * 2002-07-12 2005-09-14 Alcatel Multiplexer input circuit with DLL phase detector
US7072431B2 (en) * 2002-10-30 2006-07-04 Visteon Global Technologies, Inc. Clock timing recovery using arbitrary sampling frequency

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3141930A (en) * 1961-05-15 1964-07-21 Stelma Inc Digital signal synchronizer system
US3142802A (en) * 1962-07-03 1964-07-28 Telemetrics Inc Synchronous clock pulse generator
GB1103520A (en) * 1965-12-21 1968-02-14 Gen Electric Co Ltd Improvements in or relating to electric circuits comprising oscillators
US3500226A (en) * 1968-05-17 1970-03-10 Bell Telephone Labor Inc Apparatus for reducing the static offset in a phase-locked oscillator
US3701039A (en) * 1968-10-28 1972-10-24 Ibm Random binary data signal frequency and phase compensation circuit
US3599110A (en) * 1970-03-31 1971-08-10 Ibm Self-clocking system having a variable frequency oscillator locked to leading edge of data and clock
US3602834A (en) * 1970-06-18 1971-08-31 Ibm Timing recovery circuits

Also Published As

Publication number Publication date
DE2355470B2 (de) 1980-10-23
CA1000368A (en) 1976-11-23
FR2212702A1 (it) 1974-07-26
GB1445725A (en) 1976-08-11
US3805180A (en) 1974-04-16
FR2212702B1 (it) 1976-05-14
JPS5329448B2 (it) 1978-08-21
DE2355470C3 (de) 1981-10-01
JPS4998609A (it) 1974-09-18
DE2355470A1 (de) 1974-07-04

Similar Documents

Publication Publication Date Title
IT998627B (it) Circuito perfezionato per ristabili re la tempificazione di segnali binari
IT982700B (it) Membria perfezionata
ES181929Y (es) Parrilla-asador perfeccionada.
BR7305729D0 (pt) Transportador aperfeicoado
ES180446Y (es) Gong perfeccionado.
ES180447Y (es) Gong perfeccionado.
ES180448Y (es) Gong perfeccionado.
ES177682Y (es) Dispositivo perfeccionado porta - elemento de escritura.
BR7305557D0 (pt) Aperfeicoado circuito amplificador de sinal
ES176159Y (es) Circuito temporizador perfeccionado.
ES163870Y (es) Lampara de senales perfeccionada.
ES185750Y (es) Reloj de pulsera perfeccionado.
ES181312Y (es) Ladrillo perfeccionado.
ES179328Y (es) Silbato perfeccionado.
ES180382Y (es) Tirador perfeccionado
ES185823Y (es) Viga-jacena perfeccionada.
ES184067Y (es) Carretilla estibadora perfeccionada.
ES176452Y (es) Chumacera perfeccionada.
ES176239Y (es) Caja-envase perfeccionada.
ES176137Y (es) Bayeta perfeccionada.
ES177343Y (es) Portanidos perfeccionado.
ES177963Y (es) Parchis perfeccionado.
ES178282Y (es) Polispasto perfeccionado.
ES178494Y (es) Visagra perfeccionada.
ES181693Y (es) Pupitre perfeccionado.