IT956112B - Generatore monolitico di funzione logica binaria e decimale - Google Patents

Generatore monolitico di funzione logica binaria e decimale

Info

Publication number
IT956112B
IT956112B IT25208/72A IT2520872A IT956112B IT 956112 B IT956112 B IT 956112B IT 25208/72 A IT25208/72 A IT 25208/72A IT 2520872 A IT2520872 A IT 2520872A IT 956112 B IT956112 B IT 956112B
Authority
IT
Italy
Prior art keywords
binary
logic function
decimal
monolithic generator
monolithic
Prior art date
Application number
IT25208/72A
Other languages
English (en)
Original Assignee
Honeywell Inf Systems
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Honeywell Inf Systems filed Critical Honeywell Inf Systems
Application granted granted Critical
Publication of IT956112B publication Critical patent/IT956112B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/491—Computations with decimal numbers radix 12 or 20.
    • G06F7/492—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination
    • G06F7/493—Computations with decimal numbers radix 12 or 20. using a binary weighted representation within each denomination the representation being the natural binary coded representation, i.e. 8421-code
    • G06F7/494—Adding; Subtracting
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/506—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages
    • G06F7/508—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination with simultaneous carry generation for, or propagation over, two or more stages using carry look-ahead circuits
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/57—Arithmetic logic units [ALU], i.e. arrangements or devices for performing two or more of the operations covered by groups G06F7/483 – G06F7/556 or for performing logical operations
    • G06F7/575—Basic arithmetic logic units, i.e. devices selectable to perform either addition, subtraction or one of several logical operations, using, at least partially, the same circuitry
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/3808—Details concerning the type of numbers or the way they are handled
    • G06F2207/3832—Less usual number representations
    • G06F2207/3836—One's complement
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/492—Indexing scheme relating to groups G06F7/492 - G06F7/496
    • G06F2207/4921—Single digit adding or subtracting

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Computing Systems (AREA)
  • General Engineering & Computer Science (AREA)
  • Executing Machine-Instructions (AREA)
  • Image Processing (AREA)
IT25208/72A 1971-06-30 1972-05-31 Generatore monolitico di funzione logica binaria e decimale IT956112B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US15846171A 1971-06-30 1971-06-30

Publications (1)

Publication Number Publication Date
IT956112B true IT956112B (it) 1973-10-10

Family

ID=22568235

Family Applications (1)

Application Number Title Priority Date Filing Date
IT25208/72A IT956112B (it) 1971-06-30 1972-05-31 Generatore monolitico di funzione logica binaria e decimale

Country Status (5)

Country Link
US (1) US3711693A (it)
DE (1) DE2232222A1 (it)
FR (1) FR2144381A5 (it)
GB (1) GB1390428A (it)
IT (1) IT956112B (it)

Families Citing this family (16)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3752394A (en) * 1972-07-31 1973-08-14 Ibm Modular arithmetic and logic unit
US3811039A (en) * 1973-02-05 1974-05-14 Honeywell Inf Systems Binary arithmetic, logical and shifter unit
DE2352686B2 (de) * 1973-10-20 1978-05-11 Vereinigte Flugtechnische Werke- Fokker Gmbh, 2800 Bremen Dezimaler Parallel-Addierer/Substrahierer
US3958112A (en) * 1975-05-09 1976-05-18 Honeywell Information Systems, Inc. Current mode binary/bcd arithmetic array
US4172288A (en) * 1976-03-08 1979-10-23 Motorola, Inc. Binary or BCD adder with precorrected result
GB1525893A (en) * 1976-03-08 1978-09-20 Motorola Inc Adder for summing bcd operands with precorrected result
JPS5384647A (en) * 1976-12-30 1978-07-26 Fujitsu Ltd High-speed adder for binary and decimal
US4118786A (en) * 1977-01-10 1978-10-03 International Business Machines Corporation Integrated binary-BCD look-ahead adder
US4218747A (en) * 1978-06-05 1980-08-19 Fujitsu Limited Arithmetic and logic unit using basic cells
US4263660A (en) * 1979-06-20 1981-04-21 Motorola, Inc. Expandable arithmetic logic unit
EP0044450B1 (en) * 1980-07-10 1985-11-13 International Computers Limited Digital adder circuit
JPS62500474A (ja) * 1985-01-31 1987-02-26 バロ−ス・コ−ポレ−シヨン 高速ｂｃｄ／バイナリ加算器
US4866656A (en) * 1986-12-05 1989-09-12 American Telephone And Telegraph Company, At&T Bell Laboratories High-speed binary and decimal arithmetic logic unit
US4805131A (en) * 1987-07-09 1989-02-14 Digital Equipment Corporation BCD adder circuit
US20060179090A1 (en) * 2005-02-09 2006-08-10 International Business Machines Corporation System and method for converting binary to decimal
US7660838B2 (en) * 2005-02-09 2010-02-09 International Business Machines Corporation System and method for performing decimal to binary conversion

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3265876A (en) * 1962-12-24 1966-08-09 Honeywell Inc Parallel data accumulator for operating in either a binary or decimal mode
US3400259A (en) * 1964-06-19 1968-09-03 Honeywell Inc Multifunction adder including multistage carry chain register with conditioning means
US3596074A (en) * 1969-06-12 1971-07-27 Ibm Serial by character multifunctional modular unit

Also Published As

Publication number Publication date
DE2232222A1 (de) 1973-01-18
US3711693A (en) 1973-01-16
FR2144381A5 (it) 1973-02-09
GB1390428A (en) 1975-04-09

Similar Documents

Publication Publication Date Title
ES188038Y (es) Muneca y similares.
IT956112B (it) Generatore monolitico di funzione logica binaria e decimale
DE1947059B2 (de) Dynamischer binaerkreis mit zwei inverterstufen
AT316898B (de) Binär-Speicheranordnung
NL174680C (nl) Logische schakeling.
NL174792B (nl) Logische schakeling.
NL152997B (nl) Volledige binaire optelketen.
CH465296A (de) Fingerring
CA932465A (en) Binary arithmetic and logic manipulator
AT313733B (de) Vergrößer- und verkleinerbarer Übertragungsring
CH556908A (de) Wasch- und reinigungsmittel.
SE353948B (sv) Tätningsring
IT951275B (it) Difluorocloro e monofluorodiclo rometossi benzoil fluorur
AU3368771A (en) Logic circuitry design
IT995537B (it) Idrogeli ed articoli fabbricati con essi
ES156420Y (es) Una sortija con llaves.
FR1470404A (fr) Porte-clés
FR1450772A (fr) Porte-clés
CH552054A (de) Koerniges wasch- und reinigungsmittel.
CA853015A (en) Up and down binary counter
ES163450Y (es) Abre-envases y abre-cartas.
IE34352L (en) Thiadiazoles and oxazolidines.
FR1479384A (fr) Porte-clés
FR1501949A (fr) Porte-clés
FR1476109A (fr) Porte-clé