IT8120093A0 - Circuiteria di raccolta delle istruzioni per elaboratori. - Google Patents

Circuiteria di raccolta delle istruzioni per elaboratori.

Info

Publication number
IT8120093A0
IT8120093A0 IT8120093A IT2009381A IT8120093A0 IT 8120093 A0 IT8120093 A0 IT 8120093A0 IT 8120093 A IT8120093 A IT 8120093A IT 2009381 A IT2009381 A IT 2009381A IT 8120093 A0 IT8120093 A0 IT 8120093A0
Authority
IT
Italy
Prior art keywords
computer instructions
collection circuitry
instructions collection
circuitry
computer
Prior art date
Application number
IT8120093A
Other languages
English (en)
Other versions
IT1138988B (it
Inventor
Joseph Devita
Brian Pirzadeh
Original Assignee
Newport Beach California U S A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Newport Beach California U S A filed Critical Newport Beach California U S A
Publication of IT8120093A0 publication Critical patent/IT8120093A0/it
Application granted granted Critical
Publication of IT1138988B publication Critical patent/IT1138988B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching
    • G06F9/3814—Implementation provisions of instruction buffers, e.g. prefetch buffer; banks
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/16—Handling requests for interconnection or transfer for access to memory bus
    • G06F13/1668—Details of memory controller
    • G06F13/1678—Details of memory controller using bus width
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30145—Instruction analysis, e.g. decoding, instruction word fields
    • G06F9/30149—Instruction analysis, e.g. decoding, instruction word fields of variable length instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/32—Address formation of the next instruction, e.g. by incrementing the instruction counter
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3802—Instruction prefetching

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Devices For Executing Special Programs (AREA)
  • Executing Machine-Instructions (AREA)
IT20093/81A 1980-03-03 1981-03-03 Circuiteria di raccolta delle istruzioni per elaboratori IT1138988B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/126,313 US4325118A (en) 1980-03-03 1980-03-03 Instruction fetch circuitry for computers

Publications (2)

Publication Number Publication Date
IT8120093A0 true IT8120093A0 (it) 1981-03-03
IT1138988B IT1138988B (it) 1986-09-17

Family

ID=22424135

Family Applications (1)

Application Number Title Priority Date Filing Date
IT20093/81A IT1138988B (it) 1980-03-03 1981-03-03 Circuiteria di raccolta delle istruzioni per elaboratori

Country Status (6)

Country Link
US (1) US4325118A (it)
JP (1) JPS56137448A (it)
DE (1) DE3107568A1 (it)
FR (1) FR2477301A1 (it)
GB (1) GB2070825A (it)
IT (1) IT1138988B (it)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS6037938B2 (ja) * 1980-12-29 1985-08-29 富士通株式会社 情報処理装置
US4514804A (en) * 1981-11-25 1985-04-30 Nippon Electric Co., Ltd. Information handling apparatus having a high speed instruction-executing function
US4651276A (en) * 1982-10-06 1987-03-17 Mcdonnell Douglas Corporation Computer read next instruction system
US5117496A (en) * 1988-05-23 1992-05-26 Hewlett-Packard Company Method for recording and replaying mouse commands by recording the commands and the identities of elements affected by the commands
US5109332A (en) * 1988-09-09 1992-04-28 Compaq Computer Corporation System for controlling the transferring of different widths of data using two different sets of address control and state information signals
JPH03102483A (ja) * 1989-09-18 1991-04-26 Hitachi Ltd 自動車用組込み形１チップマイコン、プログラム開発装置
US5278974A (en) * 1989-12-04 1994-01-11 Digital Equipment Corporation Method and apparatus for the dynamic adjustment of data transfer timing to equalize the bandwidths of two buses in a computer system having different bandwidths
WO1993019416A1 (en) * 1992-03-25 1993-09-30 Zilog, Inc. Fast instruction decoding in a pipeline processor
JP3454294B2 (ja) * 1994-06-20 2003-10-06 インターナショナル・ビジネス・マシーンズ・コーポレーション マルチプル・バス情報処理システム及びブリッジ回路
KR100513138B1 (ko) * 1996-01-24 2005-09-07 선 마이크로시스템즈 인코퍼레이티드 네트워크 또는 로컬 메모리로부터 수신된 명령 세트를실행하는 프로세서 및 컴퓨터 시스템
JP3634379B2 (ja) * 1996-01-24 2005-03-30 サン・マイクロシステムズ・インコーポレイテッド スタックキャッシングのための方法及び装置
US6643760B2 (en) * 2001-04-30 2003-11-04 Zilog, Inc. Architecture to relax memory performance requirements
US7558900B2 (en) * 2004-09-27 2009-07-07 Winbound Electronics Corporation Serial flash semiconductor memory
US7689735B2 (en) * 2005-10-03 2010-03-30 Arm Limited Instruction stream control

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3228005A (en) * 1960-12-30 1966-01-04 Ibm Apparatus for manipulating data on a byte basis
FR1536616A (fr) 1966-09-21 Ibm Système de traitement d'instructions avec des perfectionnements pour le branchementet les boucles du programme
NL149925C (it) 1968-10-25 1976-06-15
US4109310A (en) * 1973-08-06 1978-08-22 Xerox Corporation Variable field length addressing system having data byte interchange
US3978456A (en) * 1974-12-16 1976-08-31 Bell Telephone Laboratories, Incorporated Byte-by-byte type processor circuit
DE2557787C2 (de) 1975-12-22 1982-09-09 Siemens AG, 1000 Berlin und 8000 München Vorausladeeinrichtung zum mikroprogrammierten und verdeckten Bereitstellen von Maschinenbefehlen unterschiedlichen Formats in einem Prozessor eines datenverarbeitenden Systems
US4099229A (en) * 1977-02-14 1978-07-04 The United States Of America As Represented By The Secretary Of The Navy Variable architecture digital computer
JPS54122042A (en) * 1978-03-15 1979-09-21 Toshiba Corp Electronic computer
US4236206A (en) * 1978-10-25 1980-11-25 Digital Equipment Corporation Central processor unit for executing instructions of variable length

Also Published As

Publication number Publication date
IT1138988B (it) 1986-09-17
JPS56137448A (en) 1981-10-27
FR2477301A1 (fr) 1981-09-04
US4325118A (en) 1982-04-13
GB2070825A (en) 1981-09-09
DE3107568A1 (de) 1982-03-25

Similar Documents

Publication Publication Date Title
IT8122125A0 (it) Dispositivo di esercizio fisico.
FI77044B (fi) Sidokedjade l-aspartyl-d-aminosyra- dipeptidsyror.
ES264931Y (es) Jeringuilla.
ATE15191T1 (de) Antihypertensiva.
NL190538C (nl) Schuiflade.
ES267107Y (es) Segueta.
IT8120093A0 (it) Circuiteria di raccolta delle istruzioni per elaboratori.
IT8123168A0 (it) Rastrelliera.
BE888474A (fr) 1omega-hydroxy-2 beta-fluorocholecalciferol.
IT8120864V0 (it) Stereogiocattolo logico.
IT8120182A0 (it) Dispositivo di trafilatura.
FI73924B (fi) Loesbladspaerm.
FI73532B (fi) Dubbelfrekvent stoeldbekaempningssystem.
NO154253C (no) Elektrokardiografisk anordning.
IT8119446A0 (it) Reggilibri.
IT8019477A0 (it) Armadietto di raccolta.
IT8023769A0 (it) Piretroidi.
IT8026909A0 (it) Racla.
ATE43233T1 (de) Elektrokardiograph.
NO822649L (no) Doseringsenhet.
BR6100794U (pt) Porta-moedas de mesa
NO144993C (no) Ergometersykkel.
IT8021959V0 (it) Gioco di induzione.
IT8020878V0 (it) Bilancia dietologica.
ES254487Y (es) Estanteria