IT7826395A0 - Processo di fabbricazione di dispositivi npn/pnp. - Google Patents

Processo di fabbricazione di dispositivi npn/pnp.

Info

Publication number
IT7826395A0
IT7826395A0 IT7826395A IT2639578A IT7826395A0 IT 7826395 A0 IT7826395 A0 IT 7826395A0 IT 7826395 A IT7826395 A IT 7826395A IT 2639578 A IT2639578 A IT 2639578A IT 7826395 A0 IT7826395 A0 IT 7826395A0
Authority
IT
Italy
Prior art keywords
npn
manufacturing process
devices manufacturing
pnp devices
pnp
Prior art date
Application number
IT7826395A
Other languages
English (en)
Other versions
IT1109971B (it
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of IT7826395A0 publication Critical patent/IT7826395A0/it
Application granted granted Critical
Publication of IT1109971B publication Critical patent/IT1109971B/it

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/0203Particular design considerations for integrated circuits
    • H01L27/0214Particular design considerations for integrated circuits for internal polarisation, e.g. I2L
    • H01L27/0229Particular design considerations for integrated circuits for internal polarisation, e.g. I2L of bipolar structures
    • H01L27/0233Integrated injection logic structures [I2L]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/04Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body
    • H01L27/08Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/082Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being a semiconductor body including only semiconductor components of a single kind including bipolar components only
    • H01L27/0821Combination of lateral and vertical transistors only
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00Semiconductor devices adapted for rectifying, amplifying, oscillating or switching, or capacitors or resistors with at least one potential-jump barrier or surface barrier, e.g. PN junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof  ; Multistep manufacturing processes therefor
    • H01L29/66Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/70Bipolar devices
    • H01L29/72Transistor-type devices, i.e. able to continuously respond to applied control signals
    • H01L29/73Bipolar junction transistors
    • H01L29/735Lateral transistors
IT26395/78A 1977-08-31 1978-08-02 Processo di fabbricazione di dispositivi npn/pnp IT1109971B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/830,222 US4180827A (en) 1977-08-31 1977-08-31 NPN/PNP Fabrication process with improved alignment

Publications (2)

Publication Number Publication Date
IT7826395A0 true IT7826395A0 (it) 1978-08-02
IT1109971B IT1109971B (it) 1985-12-23

Family

ID=25256566

Family Applications (1)

Application Number Title Priority Date Filing Date
IT26395/78A IT1109971B (it) 1977-08-31 1978-08-02 Processo di fabbricazione di dispositivi npn/pnp

Country Status (6)

Country Link
US (1) US4180827A (it)
EP (1) EP0000909B1 (it)
JP (1) JPS5438775A (it)
CA (1) CA1118909A (it)
DE (1) DE2860860D1 (it)
IT (1) IT1109971B (it)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4283236A (en) * 1979-09-19 1981-08-11 Harris Corporation Method of fabricating lateral PNP transistors utilizing selective diffusion and counter doping
DE3361832D1 (en) * 1982-04-19 1986-02-27 Matsushita Electric Ind Co Ltd Semiconductor ic and method of making the same
US4492008A (en) * 1983-08-04 1985-01-08 International Business Machines Corporation Methods for making high performance lateral bipolar transistors
GB2148589B (en) * 1983-10-18 1987-04-23 Standard Telephones Cables Ltd Improvements in intergrated circuits
US6091884A (en) * 1991-08-19 2000-07-18 Index Systems, Inc. Enhancing operations of video tape cassette players
JPH09306924A (ja) * 1996-03-15 1997-11-28 Toshiba Corp 半導体装置の製造方法
US6551869B1 (en) * 2000-06-09 2003-04-22 Motorola, Inc. Lateral PNP and method of manufacture
US20060148188A1 (en) * 2005-01-05 2006-07-06 Bcd Semiconductor Manufacturing Limited Fabrication method for bipolar integrated circuits
KR100783278B1 (ko) * 2006-08-31 2007-12-06 동부일렉트로닉스 주식회사 반도체 소자 및 그 제조방법
US8791546B2 (en) * 2010-10-21 2014-07-29 Freescale Semiconductor, Inc. Bipolar transistors having emitter-base junctions of varying depths and/or doping concentrations

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3873989A (en) * 1973-05-07 1975-03-25 Fairchild Camera Instr Co Double-diffused, lateral transistor structure
JPS5155676A (en) * 1974-11-11 1976-05-15 Fujitsu Ltd Handotaisochino seizohoho
US4054900A (en) * 1974-12-27 1977-10-18 Tokyo Shibaura Electric Co., Ltd. I.I.L. with region connecting base of double diffused injector to substrate/emitter of switching transistor
US4058419A (en) * 1974-12-27 1977-11-15 Tokyo Shibaura Electric, Co., Ltd. Method of manufacturing integrated injection logic semiconductor devices utilizing self-aligned double-diffusion techniques
FR2337433A1 (fr) * 1975-12-29 1977-07-29 Tokyo Shibaura Electric Co Dispositif a semi-conducteur

Also Published As

Publication number Publication date
IT1109971B (it) 1985-12-23
CA1118909A (en) 1982-02-23
EP0000909B1 (de) 1981-07-22
DE2860860D1 (de) 1981-10-29
EP0000909A1 (de) 1979-03-07
JPS5438775A (en) 1979-03-23
US4180827A (en) 1979-12-25

Similar Documents

Publication Publication Date Title
IT7829280A0 (it) Processo di fabbricazione di circuiti integrati.
IT7823833A0 (it) Processo di fabbricazione di dispositivi semiconduttori.
IT7826312A0 (it) Processo di coprecipitazione.
IT8021996A0 (it) Processo di fabbricazione di circuiti integrati.
IT7928125A0 (it) Processo di fabbricazione di dispositivi mos.
IT7830409A0 (it) Transistore bipolare e relativo processo di fabbricazione.
IT1080581B (it) Processo di idroformilazione
IT1076754B (it) Processo di idroformilazione ciclico
BR7708470A (pt) Processo de producao de dimetileter
BR7705207A (pt) Processo de fabricacao de condutores de conexao
IT7822548A0 (it) Processo di metanazione.
IT7824892A0 (it) Processo di fabbricazione di cercuiti integrati.
IT7826098A0 (it) Processo per la fabbricazione di dispositivi semiconduttori.
IT7826395A0 (it) Processo di fabbricazione di dispositivi npn/pnp.
IT7829891A0 (it) Processo catalitico di deidroalogenazione.
IT7822228A0 (it) Processo di granulazione.
IT1058596B (it) Processo di nichelatura
IT7822794A0 (it) Processo di fabbricazione di circuiti integrati.
IT7829672A0 (it) Processo di fabbricazione di dispositivi fet perfezionati.
IT7819576A0 (it) Processo di idroformilazione.
IT7826753A0 (it) Processo per la fabbricazione di o-fenilendiammina.
IT7830344A0 (it) Processo di rivestimento.
NO153858C (no) Anlegg for fremstilling av sot.
IT1081015B (it) Metodo di fabbricazione di vincamina
IT7819577A0 (it) Processo di idroformilazione.