IT201700089251A1 - Interposer per un sistema integrato e relativo metodo di progettazione - Google Patents

Interposer per un sistema integrato e relativo metodo di progettazione

Info

Publication number
IT201700089251A1
IT201700089251A1 IT102017000089251A IT201700089251A IT201700089251A1 IT 201700089251 A1 IT201700089251 A1 IT 201700089251A1 IT 102017000089251 A IT102017000089251 A IT 102017000089251A IT 201700089251 A IT201700089251 A IT 201700089251A IT 201700089251 A1 IT201700089251 A1 IT 201700089251A1
Authority
IT
Italy
Prior art keywords
interposer
design method
integrated system
integrated
design
Prior art date
Application number
IT102017000089251A
Other languages
English (en)
Inventor
Anna Adriana Fontanelli
Davide Raccagni
Original Assignee
Monozukuri S P A
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Monozukuri S P A filed Critical Monozukuri S P A
Priority to IT102017000089251A priority Critical patent/IT201700089251A1/it
Priority to EP18186652.6A priority patent/EP3439030A1/en
Priority to US16/053,148 priority patent/US10804208B2/en
Publication of IT201700089251A1 publication Critical patent/IT201700089251A1/it

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5386—Geometry or layout of the interconnection structure
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F30/00—Computer-aided design [CAD]
    • G06F30/30—Circuit design
    • G06F30/39—Circuit design at the physical level
    • G06F30/394—Routing
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having at least one potential-jump barrier or surface barrier, e.g. PN junction, depletion layer or carrier concentration layer
    • H01L21/48—Manufacture or treatment of parts, e.g. containers, prior to assembly of the devices, using processes not provided for in a single one of the subgroups H01L21/06 - H01L21/326
    • H01L21/4814—Conductive parts
    • H01L21/4846—Leads on or in insulating or insulated substrates, e.g. metallisation
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/488—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of soldered or bonded constructions
    • H01L23/498—Leads, i.e. metallisations or lead-frames on insulating substrates, e.g. chip carriers
    • H01L23/49838—Geometry or layout
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/52—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames
    • H01L23/538—Arrangements for conducting electric current within the device in operation from one component to another, i.e. interconnections, e.g. wires, lead frames the interconnection structure between a plurality of semiconductor chips being formed on, or in, insulating substrates
    • H01L23/5384—Conductive vias through the substrate with or without pins, e.g. buried coaxial conductors
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10—Bump connectors ; Manufacturing methods related thereto
    • H01L24/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L25/00—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof
    • H01L25/03—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes
    • H01L25/04—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers
    • H01L25/065—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L25/0652—Assemblies consisting of a plurality of individual semiconductor or other solid state devices ; Multistep manufacturing processes thereof all the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/00, or in a single subclass of H10K, H10N, e.g. assemblies of rectifier diodes the devices not having separate containers the devices being of a type provided for in group H01L27/00 the devices being arranged next and on each other, i.e. mixed assemblies
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2113/00—Details relating to the application field
    • G06F2113/18—Chip packaging
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10—Bump connectors; Manufacturing methods related thereto
    • H01L2224/15—Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L2224/16—Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • H01L2224/161—Disposition
    • H01L2224/16151—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive
    • H01L2224/16221—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked
    • H01L2224/16225—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation
    • H01L2224/16227—Disposition the bump connector connecting between a semiconductor or solid-state body and an item not being a semiconductor or solid-state body, e.g. chip-to-substrate, chip-to-passive the body and the item being stacked the item being non-metallic, e.g. insulating substrate with or without metallisation the bump connector connecting to a bond pad of the item
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06513—Bump or bump-like direct electrical connections between devices, e.g. flip-chip connection, solder bumps
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2225/00—Details relating to assemblies covered by the group H01L25/00 but not provided for in its subgroups
    • H01L2225/03—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00
    • H01L2225/04—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers
    • H01L2225/065—All the devices being of a type provided for in the same subgroup of groups H01L27/00 - H01L33/648 and H10K99/00 the devices not having separate containers the devices being of a type provided for in group H01L27/00
    • H01L2225/06503—Stacked arrangements of devices
    • H01L2225/06541—Conductive via connections through the device, e.g. vertical interconnects, through silicon via [TSV]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L23/00—Details of semiconductor or other solid state devices
    • H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
    • H01L23/50—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor for integrated circuit devices, e.g. power bus, number of leads
IT102017000089251A 2017-08-02 2017-08-02 Interposer per un sistema integrato e relativo metodo di progettazione IT201700089251A1 (it)

Priority Applications (3)

Application Number Priority Date Filing Date Title
IT102017000089251A IT201700089251A1 (it) 2017-08-02 2017-08-02 Interposer per un sistema integrato e relativo metodo di progettazione
EP18186652.6A EP3439030A1 (en) 2017-08-02 2018-07-31 Interposer for an integrated system and corresponding design method
US16/053,148 US10804208B2 (en) 2017-08-02 2018-08-02 Interposer for an integrated system and corresponding design method

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
IT102017000089251A IT201700089251A1 (it) 2017-08-02 2017-08-02 Interposer per un sistema integrato e relativo metodo di progettazione

Publications (1)

Publication Number Publication Date
IT201700089251A1 true IT201700089251A1 (it) 2019-02-02

Family

ID=60991044

Family Applications (1)

Application Number Title Priority Date Filing Date
IT102017000089251A IT201700089251A1 (it) 2017-08-02 2017-08-02 Interposer per un sistema integrato e relativo metodo di progettazione

Country Status (3)

Country Link
US (1) US10804208B2 (it)
EP (1) EP3439030A1 (it)
IT (1) IT201700089251A1 (it)

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN109075170B (zh) * 2018-06-29 2021-02-02 长江存储科技有限责任公司 具有使用内插器的堆叠器件芯片的三维存储器件
CN111952268A (zh) * 2019-05-15 2020-11-17 西部数据技术公司 多模块集成内插器和由此形成的半导体器件
KR20220129800A (ko) 2021-03-17 2022-09-26 오프로세서 인코퍼레이티드 광학 모듈 패키지

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110095418A1 (en) * 2009-10-26 2011-04-28 Hwan-Sik Lim Semiconductor package and method for fabricating the same
US20130127053A1 (en) * 2011-11-17 2013-05-23 Samsung Electro-Mechanics Co., Ltd. Semiconductor package and semiconductor package module having the same
US20160172289A1 (en) * 2014-12-10 2016-06-16 Via Alliance Semiconductor Co., Ltd. Circuit substrate and package structure

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110095418A1 (en) * 2009-10-26 2011-04-28 Hwan-Sik Lim Semiconductor package and method for fabricating the same
US20130127053A1 (en) * 2011-11-17 2013-05-23 Samsung Electro-Mechanics Co., Ltd. Semiconductor package and semiconductor package module having the same
US20160172289A1 (en) * 2014-12-10 2016-06-16 Via Alliance Semiconductor Co., Ltd. Circuit substrate and package structure

Also Published As

Publication number Publication date
US10804208B2 (en) 2020-10-13
US20190043808A1 (en) 2019-02-07
EP3439030A1 (en) 2019-02-06

Similar Documents

Publication Publication Date Title
BR112017025697A2 (pt) objeto e método para fornecer um sistema antibioincrustação
BR112016023340A2 (pt) sistema e método para transmissões e medições descontínuas.
EP3259577C0 (en) SYSTEMS, DEVICES AND METHODS FOR DETECTING THE FERTILITY AND SEX OF UNHATCHED EGGS
BR112016022222A2 (pt) aparelho, sistema e método para detonação
HUE043458T2 (hu) Eljárások és rendszerek korai pozícionálási pont elõállítására
IT201700119131A1 (it) Sistema per la realizzazione di contenitori marchiati e relativo metodo
BR112018005889A2 (pt) método e sistema de fluido.
BR112016027107A2 (pt) sistema e método de fluido
BR112016027227A2 (pt) sistema de fluido e método
BR112018005887A2 (pt) método e sistema de fluido.
BR112018005891A2 (pt) método e sistema de fluido.
IT201700054650A1 (it) Metodo e sistema per ottenere bevande
IT201700089251A1 (it) Interposer per un sistema integrato e relativo metodo di progettazione
FR3037569B1 (fr) Dispositif attraction magnetique axial.
IT201700066102A1 (it) Sistema di radiofaro
ITUA20162108A1 (it) Sistema strutturale portante e relativo metodo di realizzazione
ITUA20162632A1 (it) Procedimento, sistema e dispositivo per la rilevazione del tempo di chiusura di un iniettore
IT201700117980A1 (it) Sistema di test di dispositivi elettronici dotati di accelerometro e relativo metodo
IT201700082176A1 (it) Sistema di elaborazione, relativo circuito integrato e procedimento
BR112017014359A2 (pt) método e aparelho para detectar conflito de transação e sistema de computador.
IT201700122705A1 (it) Sistema di appontaggio per aeromobili
IT201700044294A1 (it) Sistema e rubinetto di spillatura, e metodo
IT201700026832A1 (it) Sistema di erogazione
ITUB20160017A1 (it) Sistema di seduta
IT201700108946A1 (it) Sistema, metodo e dispositivi per la gestione di elementi grafici