IT1308809B1 - Metodo di sintesi di un segnale d'orologio e relativo dispositivo disintesi - Google Patents
Metodo di sintesi di un segnale d'orologio e relativo dispositivo disintesiInfo
- Publication number
- IT1308809B1 IT1308809B1 IT1999TO000201A ITTO990201A IT1308809B1 IT 1308809 B1 IT1308809 B1 IT 1308809B1 IT 1999TO000201 A IT1999TO000201 A IT 1999TO000201A IT TO990201 A ITTO990201 A IT TO990201A IT 1308809 B1 IT1308809 B1 IT 1308809B1
- Authority
- IT
- Italy
- Prior art keywords
- clock signal
- crr
- mes
- synthesis method
- value
- Prior art date
Links
- 238000001308 synthesis method Methods 0.000 title 1
- 238000000034 method Methods 0.000 abstract 3
- 230000002194 synthesizing effect Effects 0.000 abstract 1
Classifications
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
- H03L7/02—Automatic control of frequency or phase; Synchronisation using a frequency discriminator comprising a passive frequency-determining element
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
- H03L7/00—Automatic control of frequency or phase; Synchronisation
Landscapes
- Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
- Signal Processing For Digital Recording And Reproducing (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Selective Calling Equipment (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT1999TO000201A IT1308809B1 (it) | 1999-03-15 | 1999-03-15 | Metodo di sintesi di un segnale d'orologio e relativo dispositivo disintesi |
US09/516,512 US6335644B1 (en) | 1999-03-15 | 2000-03-01 | Method for synthesizing a clock signal and synthesizing device thereof |
DE60010961T DE60010961D1 (de) | 1999-03-15 | 2000-03-10 | Verfahren zur Herstellung eines Taktsignales und Vorrichtung dazu |
EP00440068A EP1039641B1 (en) | 1999-03-15 | 2000-03-10 | Method for synthesizing a clock signal and synthesizing device thereof |
AT00440068T ATE268073T1 (de) | 1999-03-15 | 2000-03-10 | Verfahren zur herstellung eines taktsignales und vorrichtung dazu |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT1999TO000201A IT1308809B1 (it) | 1999-03-15 | 1999-03-15 | Metodo di sintesi di un segnale d'orologio e relativo dispositivo disintesi |
Publications (2)
Publication Number | Publication Date |
---|---|
ITTO990201A1 ITTO990201A1 (it) | 2000-09-15 |
IT1308809B1 true IT1308809B1 (it) | 2002-01-11 |
Family
ID=11417625
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT1999TO000201A IT1308809B1 (it) | 1999-03-15 | 1999-03-15 | Metodo di sintesi di un segnale d'orologio e relativo dispositivo disintesi |
Country Status (5)
Country | Link |
---|---|
US (1) | US6335644B1 (it) |
EP (1) | EP1039641B1 (it) |
AT (1) | ATE268073T1 (it) |
DE (1) | DE60010961D1 (it) |
IT (1) | IT1308809B1 (it) |
Families Citing this family (2)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US7323917B2 (en) | 2003-09-15 | 2008-01-29 | Texas Instruments Incorporated | Method and apparatus for synthesizing a clock signal having a frequency near the frequency of a source clock signal |
CN105572648B (zh) * | 2016-02-01 | 2017-10-17 | 中国科学院电子学研究所 | 一种合成孔径雷达回波数据距离徙动校正方法和装置 |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPH0795052A (ja) * | 1993-09-20 | 1995-04-07 | Fujitsu Ltd | 周波数同期回路 |
KR970009688B1 (ko) | 1994-10-19 | 1997-06-17 | 엘지정보통신 주식회사 | 지터 억압회로 |
JP3415304B2 (ja) | 1994-11-11 | 2003-06-09 | 株式会社日立製作所 | クロック発生回路とプロセッサ |
JPH0993126A (ja) | 1995-09-28 | 1997-04-04 | Nec Corp | クロック発生器 |
JPH10147005A (ja) | 1996-11-20 | 1998-06-02 | Canon Inc | 画像形成装置 |
-
1999
- 1999-03-15 IT IT1999TO000201A patent/IT1308809B1/it active
-
2000
- 2000-03-01 US US09/516,512 patent/US6335644B1/en not_active Expired - Lifetime
- 2000-03-10 DE DE60010961T patent/DE60010961D1/de not_active Expired - Lifetime
- 2000-03-10 AT AT00440068T patent/ATE268073T1/de not_active IP Right Cessation
- 2000-03-10 EP EP00440068A patent/EP1039641B1/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
EP1039641A1 (en) | 2000-09-27 |
DE60010961D1 (de) | 2004-07-01 |
ITTO990201A1 (it) | 2000-09-15 |
US6335644B1 (en) | 2002-01-01 |
EP1039641B1 (en) | 2004-05-26 |
ATE268073T1 (de) | 2004-06-15 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
AU5156998A (en) | Digital phase locked loop signal processing for coriolis mass flow meter | |
ATE171322T1 (de) | Verfahren zur synchronisierung von zwei signalen | |
ATE343870T1 (de) | Verfahren zur abstimmung eines spannungsgesteuerten oszillators | |
SE9504165L (sv) | Frekvensnormal-generator | |
FI973654A0 (fi) | Suoralla digitaalisella syntetisaattorilla ohjattu PLL-taajuussyntetisaattori, johon kuuluu tyhjennys PLL | |
SE8804461L (sv) | Krets foer bibehaallande av en klocksignal | |
TW200606867A (en) | Phase locked loop for controlling an optical recording device and method thereof | |
SE9503450L (sv) | Förfarande och anordning vid generering av en signal | |
ATE257986T1 (de) | Pll schaltkreis | |
AU7588494A (en) | Digital clock generator | |
CA2324906A1 (en) | An arrangement for generating first and second alternating signals | |
EP1513257A3 (en) | Digital phase-locked loop circuit | |
IT1308809B1 (it) | Metodo di sintesi di un segnale d'orologio e relativo dispositivo disintesi | |
EP1172940A3 (en) | Multi-band transmission & reception-signal-generating apparatus | |
DK1030464T3 (da) | Apparat og metode til generering af en referencefrekvens | |
HK1101863A1 (en) | A phase locked loop that sets gain automatically | |
ATE162349T1 (de) | Phasenverriegelungsdetektor | |
DE60112632D1 (de) | Phasenregelschleife zur Erzeugung eines Referenzsignals hoher spektraler Reinheit | |
EP0915570A3 (de) | Sampling-PLL für hochauflösende Radarsysteme | |
GB2296397A (en) | Digital phase locked loop | |
EP1233520A3 (en) | Phase and frequency-locked loop circuits | |
WO2007000060A3 (en) | Software controlled clock synthesizer | |
WO2003047109A3 (en) | Bit-detection arrangement and apparatus for reproducing information | |
FI930497A (fi) | PLL-taajuussynteesissä käytettävä ohjelmoitava jakaja | |
MXPA04005014A (es) | Senal de tiempos alternantes para un modulador de banda lateral vestigial. |