IT1283814B1 - Procedimento per la disposizione di piste conduttrici sulla superficie di componenti a semiconduttori - Google Patents
Procedimento per la disposizione di piste conduttrici sulla superficie di componenti a semiconduttoriInfo
- Publication number
- IT1283814B1 IT1283814B1 IT96MI001764A ITMI961764A IT1283814B1 IT 1283814 B1 IT1283814 B1 IT 1283814B1 IT 96MI001764 A IT96MI001764 A IT 96MI001764A IT MI961764 A ITMI961764 A IT MI961764A IT 1283814 B1 IT1283814 B1 IT 1283814B1
- Authority
- IT
- Italy
- Prior art keywords
- procedure
- arrangement
- semiconductor components
- conductive tracks
- edge points
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
- H01L24/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L24/02—Bonding areas ; Manufacturing methods related thereto
- H01L24/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L24/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L23/00—Details of semiconductor or other solid state devices
- H01L23/48—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor
- H01L23/482—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body
- H01L23/485—Arrangements for conducting electric current to or from the solid state body in operation, e.g. leads, terminal arrangements ; Selection of materials therefor consisting of lead-in layers inseparably applied to the semiconductor body consisting of layered constructions comprising conductive layers and insulating layers, e.g. planar contacts
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/023—Redistribution layers [RDL] for bonding areas
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
- H01L2224/01—Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
- H01L2224/02—Bonding areas; Manufacturing methods related thereto
- H01L2224/04—Structure, shape, material or disposition of the bonding areas prior to the connecting process
- H01L2224/05—Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
- H01L2224/0554—External layer
- H01L2224/0555—Shape
- H01L2224/05552—Shape in top view
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01005—Boron [B]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01006—Carbon [C]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01014—Silicon [Si]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01023—Vanadium [V]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01027—Cobalt [Co]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01033—Arsenic [As]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01039—Yttrium [Y]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01057—Lanthanum [La]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01058—Cerium [Ce]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01075—Rhenium [Re]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01079—Gold [Au]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01082—Lead [Pb]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/01—Chemical elements
- H01L2924/01084—Polonium [Po]
-
- H—ELECTRICITY
- H01—ELECTRIC ELEMENTS
- H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
- H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
- H01L2924/10—Details of semiconductor or other solid state devices to be connected
- H01L2924/11—Device type
- H01L2924/14—Integrated circuits
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Power Engineering (AREA)
- Physics & Mathematics (AREA)
- Condensed Matter Physics & Semiconductors (AREA)
- General Physics & Mathematics (AREA)
- Design And Manufacture Of Integrated Circuits (AREA)
- Electric Connection Of Electric Components To Printed Circuits (AREA)
- Image Analysis (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
DE19530951A DE19530951C2 (de) | 1995-08-23 | 1995-08-23 | Verfahren zur Anordnung von Leiterbahnen auf der Oberfläche von Halbleiterbauelementen |
Publications (3)
Publication Number | Publication Date |
---|---|
ITMI961764A0 ITMI961764A0 (it) | 1996-08-21 |
ITMI961764A1 ITMI961764A1 (it) | 1998-02-21 |
IT1283814B1 true IT1283814B1 (it) | 1998-04-30 |
Family
ID=7770149
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT96MI001764A IT1283814B1 (it) | 1995-08-23 | 1996-08-21 | Procedimento per la disposizione di piste conduttrici sulla superficie di componenti a semiconduttori |
Country Status (4)
Country | Link |
---|---|
US (1) | US5736426A (it) |
DE (1) | DE19530951C2 (it) |
FR (1) | FR2738078B1 (it) |
IT (1) | IT1283814B1 (it) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US6898773B1 (en) * | 2002-01-22 | 2005-05-24 | Cadence Design Systems, Inc. | Method and apparatus for producing multi-layer topological routes |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
DE2632548C2 (de) * | 1976-07-20 | 1985-06-13 | Ibm Deutschland Gmbh, 7000 Stuttgart | Anordnung und Verfahren zum Herstellen von Verbindungen zwischen Teilschaltungen |
JP2523702B2 (ja) * | 1987-10-28 | 1996-08-14 | 富士通株式会社 | 半導体集積回路の自動配線方法 |
JPH06105710B2 (ja) * | 1990-02-14 | 1994-12-21 | 株式会社東芝 | 半導体装置 |
JP2605924B2 (ja) * | 1990-04-27 | 1997-04-30 | 日本電気株式会社 | 集積回路配線装置 |
JPH04167545A (ja) * | 1990-10-31 | 1992-06-15 | Nec Corp | 集積回路マスクパターンの設計方法 |
-
1995
- 1995-08-23 DE DE19530951A patent/DE19530951C2/de not_active Expired - Fee Related
-
1996
- 1996-08-12 FR FR9610120A patent/FR2738078B1/fr not_active Expired - Fee Related
- 1996-08-13 US US08/696,291 patent/US5736426A/en not_active Expired - Lifetime
- 1996-08-21 IT IT96MI001764A patent/IT1283814B1/it active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
DE19530951A1 (de) | 1997-02-27 |
US5736426A (en) | 1998-04-07 |
FR2738078B1 (fr) | 1998-06-12 |
ITMI961764A1 (it) | 1998-02-21 |
ITMI961764A0 (it) | 1996-08-21 |
FR2738078A1 (fr) | 1997-02-28 |
DE19530951C2 (de) | 1997-09-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
DE68920185D1 (de) | Vorrichtung zur Verbindung von elektrischen Drähten mit Leiterdrähten. | |
TW343425B (en) | Circuit elements mounting | |
DE3876195D1 (de) | Verdrahtungssystem fuer die verbindung von mehreren elektrischen oder elektronischen anordnungen. | |
EP0185896A3 (en) | Modular electrical conductor system | |
EP0879470A4 (en) | OVERVOLTAGE PROTECTION DEVICE AND MANUFACTURING METHOD | |
DE69018116D1 (de) | Oberflächenmontierbarer elektrischer Verbinder. | |
DE68921445D1 (de) | Verbinderstruktur für integrierte Hybridschaltung. | |
DE69203910D1 (de) | Elektrischer Verbinder mit kombinierten Schaltkreisen. | |
FI871205A0 (fi) | Anordning foer elektrostatisk beskiktning av foeremaol. | |
KR950004864U (ko) | 회로특성을 변경시키는 수단을 갖춘 전기커넥터 | |
DE69022657D1 (de) | Leiterplattenoberflächen montierbarer elektrischer Verbinder. | |
DE3878765D1 (de) | Kupferhaltige leitfaehige ueberzugsmasse. | |
DE58907877D1 (de) | Verfahren zum automatischen Montieren von elektrischen Leitern mit Kontaktteilen in Steckergehäuse. | |
AU5920590A (en) | Electrical connector for direct connection to plated through holes in circuit board | |
DE69002994D1 (de) | Bearbeitung von Kabelenden beim Herstellen von elektrischen Kabelbäumen. | |
DE69725279D1 (de) | Verbindungsanordnung zum verbinden einer leiterplatte mit einem system | |
DE69308335D1 (de) | Elektrische Verbindungsvorrichtung von Leitungsschienen in Leitungsanlagen | |
DE69304640D1 (de) | Oberflächen montierter elektrische Verbinder für Leiterplatten | |
TW338164B (en) | Integrated circuit wiring | |
DE3686578D1 (de) | Elektrischer verbinder fuer mehrere stromkreise. | |
ATE215300T1 (de) | Verfahren zur herstellung von verdrahtungen mit elektrisch leitenden querverbindungen zwischen ober- und unterseite eines substrats sowie verdrahtung mit derartigen querverbindungen | |
EP1217695A3 (en) | Flat flexible circuit interconnection | |
DE3782380D1 (de) | Elektrische bauteile mit angefuegten leitenden verbindungsstuecken. | |
IT1283814B1 (it) | Procedimento per la disposizione di piste conduttrici sulla superficie di componenti a semiconduttori | |
ATE51325T1 (de) | Verbinder mit wahlweise herzustellenden inneren elektrischen verbindungen. |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
0001 | Granted |