IT1225680B - Equipment for rapid recognition of packets of data in digital telecommunications systems without prior linking of the clock to the word of alignment - Google Patents
Equipment for rapid recognition of packets of data in digital telecommunications systems without prior linking of the clock to the word of alignmentInfo
- Publication number
- IT1225680B IT1225680B IT8812534A IT1253488A IT1225680B IT 1225680 B IT1225680 B IT 1225680B IT 8812534 A IT8812534 A IT 8812534A IT 1253488 A IT1253488 A IT 1253488A IT 1225680 B IT1225680 B IT 1225680B
- Authority
- IT
- Italy
- Prior art keywords
- alignment
- packets
- data
- word
- clock
- Prior art date
Links
Abstract
In order to recognise rapidly packets of data in digital telecommunications systems, without having to link the clock in advance to the word of alignment, preferably at least three or more search clocks are generated, which are unrelated to the incoming signal, isofrequential to each other and out of phase by an amplitude at 1/n of 360 degrees, where "n" equals the number of clocks in question. The search clocks control the respective shift registers (SR1-SR2-SR3), which receive the incoming packets of data with the alignment word and the output from the registers goes into a memory (17), which recognises the alignment word and which gives an output enable signal (Ic), only when at an entry point it receives, from one of the said registers, the signal corresponding to reading and storage upon the alignment word stage having taken place. The output form the memory goes to a selector (18) which receives the input of the search clocks and which allows only that clock to exit which has carried out the reading each time at the alignment word stage. The selector's exit, together with the signal with the packets of data received, finally goes to a known reading unit (19) for the information data.
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8812534A IT1225680B (en) | 1988-08-03 | 1988-08-03 | Equipment for rapid recognition of packets of data in digital telecommunications systems without prior linking of the clock to the word of alignment |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
IT8812534A IT1225680B (en) | 1988-08-03 | 1988-08-03 | Equipment for rapid recognition of packets of data in digital telecommunications systems without prior linking of the clock to the word of alignment |
Publications (2)
Publication Number | Publication Date |
---|---|
IT8812534A0 IT8812534A0 (en) | 1988-08-03 |
IT1225680B true IT1225680B (en) | 1990-11-22 |
Family
ID=11141289
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT8812534A IT1225680B (en) | 1988-08-03 | 1988-08-03 | Equipment for rapid recognition of packets of data in digital telecommunications systems without prior linking of the clock to the word of alignment |
Country Status (1)
Country | Link |
---|---|
IT (1) | IT1225680B (en) |
-
1988
- 1988-08-03 IT IT8812534A patent/IT1225680B/en active
Also Published As
Publication number | Publication date |
---|---|
IT8812534A0 (en) | 1988-08-03 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR930018594A (en) | Semiconductor memory | |
US4180861A (en) | Selectively operable mask generator | |
EP0351779A3 (en) | Phase adjusting circuit | |
JPS6477249A (en) | Hybrid type time-sharing multiple switching apparatus | |
EP1026692A3 (en) | Data output buffers in semiconductor memory devices | |
GB2236934A (en) | Maximum length shift register sequence generator circuit | |
EP0379279A3 (en) | Data transmission synchroniser | |
EP0297581A3 (en) | Pseudo-noise sequence generator | |
US4894821A (en) | Time division switching system with time slot alignment circuitry | |
IT1225680B (en) | Equipment for rapid recognition of packets of data in digital telecommunications systems without prior linking of the clock to the word of alignment | |
ES2186890T3 (en) | CIRCUIT PROVISION WITH A NUMBER OF ELECTRONIC CIRCUIT COMPONENTS. | |
PL116724B1 (en) | Method and system for executing data processing instructions in a computer | |
US5761100A (en) | Period generator for semiconductor testing apparatus | |
US4758738A (en) | Timing signal generating apparatus | |
US4037203A (en) | High speed digital information storage system | |
SU1642526A1 (en) | Data shifting and conversion device | |
CA2177307A1 (en) | High-Speed Data Register for Laser Range Finders | |
SU1635187A1 (en) | Test generator | |
SU902293A1 (en) | Discreate information receiving device | |
SU1488825A1 (en) | Unit for exhaustive search of combinations | |
SU1236560A1 (en) | Storage | |
SU1513448A1 (en) | Double-level device for controlling microcommand memory | |
SU1077050A1 (en) | Device for majority decoding of binary codes | |
SU1095397A1 (en) | Converter of binary signal to balanced five-level signal | |
SU1656567A1 (en) | Pattern recognition device |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
TA | Fee payment date (situation as of event date), data collected since 19931001 |
Effective date: 19970828 |