IT1186670B - Perfezionamento nelle cellule di memoria con capacita' di memorizzazione di piu' di due livelli di tensione - Google Patents
Perfezionamento nelle cellule di memoria con capacita' di memorizzazione di piu' di due livelli di tensioneInfo
- Publication number
- IT1186670B IT1186670B IT47842/82A IT4784282A IT1186670B IT 1186670 B IT1186670 B IT 1186670B IT 47842/82 A IT47842/82 A IT 47842/82A IT 4784282 A IT4784282 A IT 4784282A IT 1186670 B IT1186670 B IT 1186670B
- Authority
- IT
- Italy
- Prior art keywords
- improvement
- memory cells
- storage capacity
- voltage levels
- levels
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/56—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
- G11C11/5692—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency read-only digital stores using storage elements with more than two stable states
Landscapes
- Engineering & Computer Science (AREA)
- Computer Hardware Design (AREA)
- Read Only Memory (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US23818381A | 1981-02-25 | 1981-02-25 |
Publications (2)
Publication Number | Publication Date |
---|---|
IT8247842A0 IT8247842A0 (it) | 1982-02-22 |
IT1186670B true IT1186670B (it) | 1987-12-04 |
Family
ID=22896827
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT47842/82A IT1186670B (it) | 1981-02-25 | 1982-02-22 | Perfezionamento nelle cellule di memoria con capacita' di memorizzazione di piu' di due livelli di tensione |
Country Status (3)
Country | Link |
---|---|
EP (1) | EP0072846A1 (fr) |
IT (1) | IT1186670B (fr) |
WO (1) | WO1982002977A1 (fr) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5122688A (en) * | 1988-07-29 | 1992-06-16 | International Business Machines Corporation | Trinary check trit generator, latch, comparator and multiplexer |
Family Cites Families (5)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US4151603A (en) * | 1977-10-31 | 1979-04-24 | International Business Machines Corporation | Precharged FET ROS array |
JPS54161853A (en) * | 1978-06-12 | 1979-12-21 | Seiko Epson Corp | Read-only memory |
US4192014A (en) * | 1978-11-20 | 1980-03-04 | Ncr Corporation | ROM memory cell with 2n FET channel widths |
US4272830A (en) * | 1978-12-22 | 1981-06-09 | Motorola, Inc. | ROM Storage location having more than two states |
US4287571A (en) * | 1979-09-11 | 1981-09-01 | International Business Machines Corporation | High density transistor arrays |
-
1982
- 1982-02-01 EP EP82900864A patent/EP0072846A1/fr not_active Withdrawn
- 1982-02-01 WO PCT/US1982/000136 patent/WO1982002977A1/fr unknown
- 1982-02-22 IT IT47842/82A patent/IT1186670B/it active
Also Published As
Publication number | Publication date |
---|---|
WO1982002977A1 (fr) | 1982-09-02 |
IT8247842A0 (it) | 1982-02-22 |
EP0072846A1 (fr) | 1983-03-02 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
EP0185529A3 (en) | Dynamic semiconductor memory with static data storing cell unit | |
IT8421481A1 (it) | Fluoropolieteri contenenti gruppi terminali dotati di capacita' ancoranti | |
IT1151654B (it) | Calcolatore con capacita' di indirizzamento ampliata | |
DE3584709D1 (de) | Dynamische speicherzelle mit wahlfreiem zugriff (dram). | |
EP0148488A3 (en) | Semiconductor memory having multiple level storage structure | |
DE69033023T2 (de) | EEPROM mit den Ladungsverlusten der Speicherzellen folgenden Referenzzellen | |
AU4171085A (en) | Semiconductor floating gate memory cell | |
FR2381354B1 (fr) | Capacite perfectionnee d'ecriture en anti-memoire | |
DE3381528D1 (de) | Halbleiterspeicheranordnung mit mehreren ladungsspeichertypzellen. | |
EP0130614A3 (en) | Semiconductor memory using multiple level storage structure | |
DE3567773D1 (en) | Nonvolatile memory cell | |
EP0211232A3 (en) | Semiconductor memory in which data readout operation is carried out over wide power voltage range | |
EP0081347A3 (en) | Nonvolatile random access memory cell | |
DE3568911D1 (en) | A semiconductor memory device comprising a matrix of six-transistor memory cells with a pair of cmos inverters | |
DE3170944D1 (de) | Non-volatile dynamic random access memory cell | |
JPS57172774A (en) | High speed and non-volatile electrically erasable memory cell and system | |
DE3588236D1 (de) | Magnetooptisches Speicherelement | |
DE3273921D1 (en) | Dynamic semiconductor memory cell | |
GB2187352B (en) | Memory with improved write mode to read mode transition | |
IT1186670B (it) | Perfezionamento nelle cellule di memoria con capacita' di memorizzazione di piu' di due livelli di tensione | |
JPS57172664A (en) | Platinum third electrode for improving floating poles of standby storage battery | |
GB8716605D0 (en) | Static memory cell | |
IT1164525B (it) | Gerarchia di memorie con memorizzazione in dispositivi accoppiati medinate carica | |
GB8416781D0 (en) | Access memory cell | |
GB2166313B (en) | Improved memory cell |