IT1115357B - Matrice di memorizzazione con bit speciali di indirizzamento - Google Patents

Matrice di memorizzazione con bit speciali di indirizzamento

Info

Publication number
IT1115357B
IT1115357B IT24959/77A IT2495977A IT1115357B IT 1115357 B IT1115357 B IT 1115357B IT 24959/77 A IT24959/77 A IT 24959/77A IT 2495977 A IT2495977 A IT 2495977A IT 1115357 B IT1115357 B IT 1115357B
Authority
IT
Italy
Prior art keywords
storage matrix
addressing bits
special addressing
special
bits
Prior art date
Application number
IT24959/77A
Other languages
English (en)
Italian (it)
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Application granted granted Critical
Publication of IT1115357B publication Critical patent/IT1115357B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F12/00—Accessing, addressing or allocating within memory systems or architectures
    • G06F12/02—Addressing or allocation; Relocation
    • G06F12/08—Addressing or allocation; Relocation in hierarchically structured memory systems, e.g. virtual memory systems
    • G06F12/12—Replacement control
    • G06F12/121—Replacement control using replacement algorithms
    • G06F12/123—Replacement control using replacement algorithms with age lists, e.g. queue, most recently used [MRU] list or least recently used [LRU] list
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Reduction Or Emphasis Of Bandwidth Of Signals (AREA)
  • Compression, Expansion, Code Conversion, And Decoders (AREA)
IT24959/77A 1976-07-02 1977-06-23 Matrice di memorizzazione con bit speciali di indirizzamento IT1115357B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/702,363 US4095283A (en) 1976-07-02 1976-07-02 First in-first out memory array containing special bits for replacement addressing

Publications (1)

Publication Number Publication Date
IT1115357B true IT1115357B (it) 1986-02-03

Family

ID=24820919

Family Applications (1)

Application Number Title Priority Date Filing Date
IT24959/77A IT1115357B (it) 1976-07-02 1977-06-23 Matrice di memorizzazione con bit speciali di indirizzamento

Country Status (7)

Country Link
US (1) US4095283A (enExample)
JP (1) JPS603657B2 (enExample)
CA (1) CA1080366A (enExample)
DE (1) DE2725396B2 (enExample)
FR (1) FR2357036A1 (enExample)
GB (1) GB1533831A (enExample)
IT (1) IT1115357B (enExample)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1590835A (en) * 1976-11-12 1981-06-10 Rolls Royce Data processing methods and systems
NL7713707A (nl) * 1977-12-12 1979-06-14 Philips Nv Informatiebuffergeheugen van het "eerst-in, eerst-uit" type met variabele ingang en vaste uitgang.
GB2030739B (en) * 1978-09-29 1982-06-30 Nat Res Dev Computer store arrangements
WO1980002610A1 (en) * 1979-05-23 1980-11-27 Telxon Corp Portable data entry device including dynamic partitioning of data memory
FR2506028A1 (fr) * 1981-05-15 1982-11-19 Omera Segid Dispositif d'oubli pour invalider des informations contenues dans une memoire depuis un certain temps et radar comportant un tel dispositif
JPS58501296A (ja) * 1981-08-18 1983-08-04 インタ−ナショナル ビジネス マシ−ンズ コ−ポレ−ション Ｌｒｕペ−シング・バツフア・プ−ルを通してデ−タ・ベ−スのデマンド・アクセスを行なう際のスラツシング減少
JPS5960341A (ja) * 1982-09-30 1984-04-06 Rikagaku Kenkyusho レ−ザ−回折像を用いる粒度分布測定法
US4707134A (en) * 1984-12-04 1987-11-17 The Dow Chemical Company Fiber optic probe
US5019971A (en) * 1987-04-13 1991-05-28 Prime Computer, Inc. High availability cache organization
JPH0827756B2 (ja) * 1987-04-13 1996-03-21 三菱電機株式会社 Ｉｃカード
AU604101B2 (en) * 1987-04-13 1990-12-06 Computervision Corporation High availability cache organization
US5274647A (en) * 1989-02-13 1993-12-28 Kabushiki Kaisha Toshiba Elastic buffer with error detection using a hamming distance circuit
JPH0630053B2 (ja) * 1989-02-13 1994-04-20 株式会社東芝 遅延バッファ回路
US5016221A (en) * 1989-12-01 1991-05-14 National Semiconductor Corporation First-in, first-out (FIFO) memory with variable commit point
FR2655445B1 (fr) * 1989-12-01 1992-04-10 Philips Electronique Lab Dispositif de controle d'une memoire tampon et methode de gestion de donnees numeriques.
US5155825A (en) * 1989-12-27 1992-10-13 Motorola, Inc. Page address translation cache replacement algorithm with improved testability
EP0463967A3 (en) * 1990-06-29 1993-02-24 Digital Equipment Corporation Cache set selection for high-performance processor
US6167499A (en) * 1997-05-20 2000-12-26 Vlsi Technology, Inc. Memory space compression technique for a sequentially accessible memory
US6314485B1 (en) * 1997-11-14 2001-11-06 Agere Systems Guardian Corp. Automatic status register
FR2848327B1 (fr) * 2002-12-06 2005-02-25 Thales Sa Procede de gestion de l'ecriture dans une memoire

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1483564A (enExample) * 1965-06-18 1967-09-06
US3984817A (en) * 1973-11-08 1976-10-05 Honeywell Information Systems, Inc. Data processing system having improved program allocation and search technique
US4008460A (en) * 1975-12-24 1977-02-15 International Business Machines Corporation Circuit for implementing a modified LRU replacement algorithm for a cache

Also Published As

Publication number Publication date
JPS535937A (en) 1978-01-19
JPS603657B2 (ja) 1985-01-30
DE2725396B2 (de) 1979-02-15
GB1533831A (en) 1978-11-29
FR2357036B1 (enExample) 1980-02-08
DE2725396C3 (enExample) 1979-10-18
FR2357036A1 (fr) 1978-01-27
CA1080366A (en) 1980-06-24
DE2725396A1 (de) 1978-01-05
US4095283A (en) 1978-06-13

Similar Documents

Publication Publication Date Title
PL202404A1 (pl) Koronka wiertnicza
SE394338B (sv) Sett att arrangera datalagringsbitarna i en numerisk dators minnessystem
DE3177243D1 (de) Cache-speicher mit doppelwort-zugriff.
CA960785A (en) Monolithic storage arrangement with latent bit pattern
IT1076627B (it) Matrice di memoria
SE7705832L (sv) Matrisskrivhuvud
NL7809899A (nl) Geheugencel.
NL7708974A (nl) Geheugenmatrix.
NO149181C (no) Borkrone
CH485293A (de) Impulsbetriebene Datenspeicherzelle
NL7605024A (nl) Matrixgeheugen.
SE402497B (sv) Tradskrivmatrishuvud
GB2000418B (en) Bit switching word formatted data
AT373432B (de) Datenspeicherzelle
FR2352150A1 (fr) Store
SE7613134L (sv) Minnesmatris
NO150099C (no) Datalagringsenhet
JPS52155931A (en) Erasable digital fixed memory cell
AU509080B2 (en) Logging text storage
SE429361B (sv) Hydraulisk borrmaskin, specielllt bergborrmaskin
GB2010546B (en) Word-organized content-addressable memory
ATA221477A (de) Raumzelle
IT8068237A0 (it) Macchina per scrivere con una memoria di linea
JPS5382140A (en) Word bit rearraying circuit
SU515867A1 (ru) Буровое долото