IT1108849B - Addizionatore perfezionato - Google Patents

Addizionatore perfezionato

Info

Publication number
IT1108849B
IT1108849B IT21398/78A IT2139878A IT1108849B IT 1108849 B IT1108849 B IT 1108849B IT 21398/78 A IT21398/78 A IT 21398/78A IT 2139878 A IT2139878 A IT 2139878A IT 1108849 B IT1108849 B IT 1108849B
Authority
IT
Italy
Prior art keywords
perfected
adjuster
perfected adjuster
Prior art date
Application number
IT21398/78A
Other languages
English (en)
Other versions
IT7821398A0 (it
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of IT7821398A0 publication Critical patent/IT7821398A0/it
Application granted granted Critical
Publication of IT1108849B publication Critical patent/IT1108849B/it

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G06F7/509—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators
    • G06F7/5095—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination for multiple operands, e.g. digital integrators word-serial, i.e. with an accumulator-register

Landscapes

  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Pure & Applied Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Complex Calculations (AREA)
IT21398/78A 1977-04-28 1978-03-21 Addizionatore perfezionato IT1108849B (it)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/792,082 US4110832A (en) 1977-04-28 1977-04-28 Carry save adder

Publications (2)

Publication Number Publication Date
IT7821398A0 IT7821398A0 (it) 1978-03-21
IT1108849B true IT1108849B (it) 1985-12-09

Family

ID=25155736

Family Applications (1)

Application Number Title Priority Date Filing Date
IT21398/78A IT1108849B (it) 1977-04-28 1978-03-21 Addizionatore perfezionato

Country Status (6)

Country Link
US (1) US4110832A (it)
JP (1) JPS53135533A (it)
DE (1) DE2814078A1 (it)
FR (1) FR2389173A1 (it)
GB (1) GB1549968A (it)
IT (1) IT1108849B (it)

Families Citing this family (20)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4471454A (en) * 1981-10-27 1984-09-11 Ibm Corporation Fast, efficient, small adder
US4495593A (en) * 1982-07-01 1985-01-22 Hewlett-Packard Company Multiple bit encoding technique for combinational multipliers
US4550432A (en) * 1983-04-13 1985-10-29 At&T Bell Laboratories Image processor using a moment generator
US4700325A (en) * 1984-02-08 1987-10-13 Hewlett-Packard Company Binary tree calculations on monolithic integrated circuits
GB2161963B (en) * 1984-07-18 1988-02-03 Marconi Co Ltd Accumulator
US4623982A (en) 1985-06-10 1986-11-18 Hewlett-Packard Company Conditional carry techniques for digital processors
DE3524981A1 (de) * 1985-07-12 1987-01-22 Siemens Ag Anordnung mit einem saettigbaren carry-save-addierer
EP0249132B1 (de) * 1986-06-10 1993-08-25 Siemens Aktiengesellschaft Anordnung zur bitparallelen Addition von Binärzahlen mit Carry-Save Überlaufkorrektur
US5101370A (en) * 1990-07-26 1992-03-31 Unisys Corporation Programmable digital accumulate and scale circuit
JP2683488B2 (ja) * 1992-06-30 1997-11-26 インターナショナル・ビジネス・マシーンズ・コーポレイション ３−１論理演算装置
US5351207A (en) * 1992-08-31 1994-09-27 Intel Corporation Methods and apparatus for subtraction with 3:2 carry-save adders
US5619441A (en) * 1994-10-14 1997-04-08 International Business Machines Corporation High speed dynamic binary incrementer
JPH0962653A (ja) * 1995-08-29 1997-03-07 Mitsubishi Electric Corp 積和演算装置、積和演算器集積回路装置及び累積加算器
US6748410B1 (en) 1997-05-04 2004-06-08 M-Systems Flash Disk Pioneers, Ltd. Apparatus and method for modular multiplication and exponentiation based on montgomery multiplication
JP2001527673A (ja) * 1997-05-04 2001-12-25 フォートレス ユー アンド ティー リミティド モントゴメリー乗算に基づくモジュラ乗算及び累乗の改善された装置と方法
US6785703B2 (en) 2001-05-24 2004-08-31 International Business Machines Corporation Simultaneous dual rail static carry-save-adder circuit using silicon on insulator technology
US6591286B1 (en) * 2002-01-18 2003-07-08 Neomagic Corp. Pipelined carry-lookahead generation for a fast incrementer
GB2396708B (en) 2002-12-05 2006-06-21 Micron Technology Inc Hybrid arithmetic logic unit
US8214390B2 (en) * 2009-06-03 2012-07-03 Yahoo! Inc. Binary interest vector for better audience targeting
US11640397B2 (en) 2020-09-25 2023-05-02 Micron Technology, Inc. Acceleration of data queries in memory

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3340388A (en) * 1965-07-12 1967-09-05 Ibm Latched carry save adder circuit for multipliers
US3515344A (en) * 1966-08-31 1970-06-02 Ibm Apparatus for accumulating the sum of a plurality of operands
US3621218A (en) * 1967-09-29 1971-11-16 Hitachi Ltd High-speed divider utilizing carry save additions

Also Published As

Publication number Publication date
JPS53135533A (en) 1978-11-27
JPS5517425B2 (it) 1980-05-12
DE2814078A1 (de) 1978-11-09
US4110832A (en) 1978-08-29
IT7821398A0 (it) 1978-03-21
GB1549968A (en) 1979-08-08
FR2389173A1 (fr) 1978-11-24
FR2389173B1 (it) 1981-08-14

Similar Documents

Publication Publication Date Title
IT1108849B (it) Addizionatore perfezionato
IT1112642B (it) Stampatrice perfezionata
BR7803323A (pt) Dosimero aperfeicoado
BE864036A (fr) Chaudiere perfectionnee
SE7812011L (sv) Omstellare
BE871142A (fr) Raccord perfectionne
IT1112659B (it) Stampatrice perfezionata
BR7800953A (pt) Guarnicao aperfeicoada
IT1114185B (it) Addizionatore perfezionato
IT1107210B (it) Naftiridine perfezionate
IT1092529B (it) Caldaia perfezionata
IT1105607B (it) Isotiazoli perfezionati
BR7803694A (pt) Embolo aperfeicoado
IT1105652B (it) Furgone perfezionato
ES231039Y (es) Puya perfeccionada.
IT1072059B (it) Biellismo perfezionato
ES238792Y (es) Caja-envase perfeccionada
ES226757Y (es) Tapon-precinto perfeccionado
BR5701275U (pt) Tecnigrafo aperfeicoado
ES226846Y (es) Bolsa-envase perfeccionada.
ES231104Y (es) Marco-portarretratos perfeccionado.
ES226650Y (es) Cazuela-horno perfeccionada.
ES225781Y (es) Media-pantalon perfeccionada.
ES226851Y (es) Banasta perfeccionada.
ES227398Y (es) Parrilla-asador perfeccionada.