IT1024990B - Sistema di memoria ultilizzante una disposizione circuitale di bassa potenza e a controllo dinamico - Google Patents
Sistema di memoria ultilizzante una disposizione circuitale di bassa potenza e a controllo dinamicoInfo
- Publication number
- IT1024990B IT1024990B IT7053974A IT7053974A IT1024990B IT 1024990 B IT1024990 B IT 1024990B IT 7053974 A IT7053974 A IT 7053974A IT 7053974 A IT7053974 A IT 7053974A IT 1024990 B IT1024990 B IT 1024990B
- Authority
- IT
- Italy
- Prior art keywords
- control circuit
- low power
- memory system
- circuit arrangement
- dynamic control
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/404—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with one charge-transfer gate, e.g. MOS transistor, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/403—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh
- G11C11/405—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells with charge regeneration common to a multiplicity of memory cells, i.e. external refresh with three charge-transfer gates, e.g. MOS transistors, per cell
-
- G—PHYSICS
- G11—INFORMATION STORAGE
- G11C—STATIC STORES
- G11C11/00—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor
- G11C11/21—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements
- G11C11/34—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices
- G11C11/40—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors
- G11C11/401—Digital stores characterised by the use of particular electric or magnetic storage elements; Storage elements therefor using electric elements using semiconductor devices using transistors forming cells needing refreshing or charge regeneration, i.e. dynamic cells
- G11C11/406—Management or control of the refreshing or charge-regeneration cycles
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/01—Shaping pulses
- H03K5/02—Shaping pulses by amplifying
- H03K5/023—Shaping pulses by amplifying using field effect transistors
Landscapes
- Engineering & Computer Science (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Computer Hardware Design (AREA)
- Physics & Mathematics (AREA)
- Nonlinear Science (AREA)
- Dram (AREA)
- Semiconductor Memories (AREA)
Applications Claiming Priority (3)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US42329573A | 1973-12-10 | 1973-12-10 | |
US423297A US3859545A (en) | 1973-12-10 | 1973-12-10 | Low power dynamic control circuitry |
US423296A US3859641A (en) | 1973-12-10 | 1973-12-10 | Dynamic buffer circuit |
Publications (1)
Publication Number | Publication Date |
---|---|
IT1024990B true IT1024990B (it) | 1978-07-20 |
Family
ID=27411402
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
IT7053974A IT1024990B (it) | 1973-12-10 | 1974-12-05 | Sistema di memoria ultilizzante una disposizione circuitale di bassa potenza e a controllo dinamico |
Country Status (5)
Country | Link |
---|---|
JP (1) | JPS5092053A (enrdf_load_stackoverflow) |
DE (1) | DE2457992A1 (enrdf_load_stackoverflow) |
FR (1) | FR2254089A1 (enrdf_load_stackoverflow) |
IT (1) | IT1024990B (enrdf_load_stackoverflow) |
NL (1) | NL7415746A (enrdf_load_stackoverflow) |
Families Citing this family (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JPS5472934A (en) * | 1977-11-24 | 1979-06-11 | Hitachi Ltd | Data processor |
-
1974
- 1974-12-03 NL NL7415746A patent/NL7415746A/xx unknown
- 1974-12-05 IT IT7053974A patent/IT1024990B/it active
- 1974-12-07 DE DE19742457992 patent/DE2457992A1/de active Pending
- 1974-12-09 FR FR7440320A patent/FR2254089A1/fr not_active Withdrawn
- 1974-12-10 JP JP49141234A patent/JPS5092053A/ja active Pending
Also Published As
Publication number | Publication date |
---|---|
DE2457992A1 (de) | 1975-06-26 |
JPS5092053A (enrdf_load_stackoverflow) | 1975-07-23 |
FR2254089A1 (en) | 1975-07-04 |
NL7415746A (nl) | 1975-06-12 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
IT1020057B (it) | Circuito a bassa dissipazione di potenza | |
IT939303B (it) | Dispositivi di memoria a cariche accoppiate | |
NL186783B (nl) | Geheugenadresseringsinrichting. | |
SE398686B (sv) | Minnes-struktur | |
AR205155A1 (es) | Dispositivo de memoria magnetica | |
CA948328A (en) | Bipolar capacitive memory cell | |
TR18189A (tr) | Alcak enerji talepli televizyon saptirma devresi | |
AT358112B (de) | Hochspannungs-regelschaltung | |
IT1010164B (it) | Sistema di memoria perfezionato | |
IT1006219B (it) | Sistema e disposizione per limitare la potenza dissipata in componenti elettronici | |
AU475798B2 (en) | Memory device with standby memory elements | |
IT1023153B (it) | Sistema padar con migliorata luminosita e risoluzione | |
BR7404819D0 (pt) | Dispositivo de armazenagem e de exposicao dinamica | |
BE810109A (fr) | Agencement de memoire magnetique | |
IT983949B (it) | Memoria monolitica perfezionata | |
IT947127B (it) | Sistema di commutazione di potenza | |
IT1024990B (it) | Sistema di memoria ultilizzante una disposizione circuitale di bassa potenza e a controllo dinamico | |
CA983167A (en) | Memory cell circuit | |
NL168650B (nl) | Elektronenstraalbuis met in schoeflijn gewonden platte geleider. | |
ES217118Y (es) | Una tuerca autofrenada inaflojable. | |
IT1045380B (it) | Sistema di memoria perfezionato | |
NL7409643A (nl) | Uitleesgeheugen. | |
CH539919A (de) | Supraleitende Speicherzelle | |
CH452132A (fr) | Ramasse-miettes | |
NL168083C (nl) | Beeldgeheugeninrichting met ladingsbeeldgeheugenbuis. |